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Abstract
As technology has continued to advance and more break-through emerge, semiconductor de-
vices with dimensions in nanometers have entered into all spheres of our lives. Accordingly,
high reliability and high yield are very much a central concern to guarantee the advance-
ment and utilization of nanoelectronic products. However, there appear to be some major
challenges related to nanoelectronics in regard to the field of reliability: identification of
the failure mechanisms, enhancement of the low yields of nano products, and management
of the scarcity and secrecy of available data [34]. Therefore, this dissertation investigates
four issues related to the yield and reliability of nanoelectronics.
Yield and reliability of nanoelectronics are affected by defects generated in the manufac-
turing processes. An automatic method using model-based clustering has been developed
to detect the defect clusters and identify their patterns where the distribution of the clus-
tered defects is modeled by a new mixture distribution of multivariate normal distributions
and principal curves. The new mixture model is capable of modeling defect clusters with
amorphous, curvilinear, and linear patterns. We evaluate the proposed method using both
simulated and experimental data and promising results have been obtained.
Yield is one of the most important performance indexes for measuring the success of
nano fabrication and manufacturing. Accurate yield estimation and prediction is essential
for evaluating productivity and estimating production cost. This research studies advanced
yield modeling approaches which consider the spatial variations of defects or defect counts.
Results from real wafer map data show that the new yield models provide significant im-
provement in yield estimation compared to the traditional Poisson model and negative
binomial model.
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The ultra-thin SiO2 is a major factor limiting the scaling of semiconductor devices.
High-k gate dielectric materials such as HfO2 will replace SiO2 in future generations of
MOS devices. This study investigates the two-step breakdown mechanisms and breakdown
sequences of double-layered high-k gate stacks by monitoring the relaxation of the dielectric
films.
The hazard rate is a widely used metric for measuring the reliability of electronic prod-
ucts. This dissertation studies the hazard rate function of gate dielectrics breakdown. A
physically feasible failure time distribution is used to model the time-to-breakdown data
and a Bayesian approach is adopted in the statistical analysis.
v
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Chapter 1
Introduction
Nanoelectronics is becoming a driving force for strong economic growth worldwide. In
the 2005 National Academy’s publication of Keck Futures Initiative [32], yield/reliability is
cited as a key element for the success of nano fabrication and manufacturing. However, very
little actual research has been conducted on yield/reliability assessment and improvement
in nanoelectronics. There appear to be four major nanoelectronics-related challenges facing
the field of reliability [34]:
• Identification of the failure mechanisms;
• Enhancement of the low yields of nano products;
• Management of the scarcity and secrecy of the available data;
• Preparation of reliability practitioners and researchers for keeping up with the nano
era.
With the rapid advancement of silicon technology, current semiconductor devices, with
physical gate length below 100 nm∗, are true nanoelectronic devices. In this dissertation,
we study the following critical issues related to the yield/reliability of nanoelectronics based
on silicon technology:
• Spatial defect pattern recognition for integrated circuits (ICs) yield and reliability
improvement;
∗1 nm = 10−9 m
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• Advanced yield modeling for integrated circuits manufacturing;
• Breakdown characterization of ultra-thin high-k gate dielectrics;
• Bathtub-shaped hazard rate of gate dielectrics.
The rest of this chapter provides a brief introduction of each topic.
1.1 Spatial defect pattern recognition
The manufacturing of integrated circuits is a highly complex and costly process that involves
hundreds of steps and requires the monitoring of many process parameters throughout the
fabrication process. Today, even using highly automated and precisely positioned equipment
located in nearly dust-free clean room environment, the occurrence of defects still cannot
be avoided [66]. A defect is defined as a variation in quality that may cause a circuit failure.
Defects not only lower manufacturing yield but also cause potential reliability problems.
Therefore, prompt identification of the root-causes of the defects and early elimination of
them is crucial [35].
In general, the defects on a semiconductor wafer are not evenly scattered but tend to
cluster, showing any spatial patterns. Figure 1.1 shows a wafer map obtained from a Korean
DRAM manufacturer. Each dot in Figure 1.1 represents a defect. Note that we omit the
information about size and shape of the defects. The spatial defect patterns result from
superposition of global and local defects. Global defects are generated by random causes
such as particles in clean room, thermal variation in annealing processes, and variation
in deposition and etching, etc. Local defects are generated by assignable causes such as
human mistakes, particles from equipment, and chemical stains, etc. [30]. Random causes
create defects all over the wafer. On the contrary, assignable causes generate local defects
in clusters. Each local defect cluster can be classified according to its spatial pattern. For
example, a cluster of curvilinear shape is probably caused by material handling scratch.
Since the cost of removing random causes is usually much higher than that of removing
assignable causes, efforts to improve yield and reliability have been focused primarily on
finding and removing assignable causes. Spatial pattern of locally clustered defects contains
2
Figure 1.1: Example of a real wafer map.
information related to their defect generation mechanisms; hence method for detecting
local defect clusters and identifying their spatial characteristics is imperative to yield and
reliability improvement.
Traditionally, the problem of defect pattern detection is addressed through visual in-
spection by quality engineers using high resolution microscopes [56]. The inspectors classify
the defects based on their appearance and context. This human review process is usually
time-consuming and costly in terms of personnel costs. Moreover, inspectors tend to be
inconsistent and defects are often misclassified. Automating the detection process leads
to a reduction in the operator workload and an improvement in both the accuracy and
consistency.
There have been numerous researches on automatic defects pattern recognition in semi-
conductor fabrication. Gleason et al. [26] employed an automated clustering algorithm
using artificial intelligence. Chen and Liu [14] used neural-networks for pattern recognition.
Shankar and Zhong [57] detected defect patterns using fuzzy logic. Cunningham and Mack-
innon [16] developed an empirical clustering algorithm. Wang et al. [66] proposed a hybrid
clustering to simultaneously recognize both convex and nonconvex patterns. However, those
methods are focused mainly on retrieving spatial features of defects. To provide additional
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information for yield modeling as well as defects clustering, Hwang and Kuo [30] proposed
a two-step approach based on model-based clustering and expectation-maximization (EM)
algorithm. Hwang and Kuo modeled global defects, local defects in amorphous clusters,
and local defects in curvilinear clusters by spatial nonhomogeneous Poisson process, mul-
tivariate normal distribution, and principal curve, respectively. In the first step of their
algorithm, all the local defect clusters are assumed to have amorphous patterns and the
multivariate normal distributions are used to describe the distribution of local defects in
each local defect cluster. In the second step, all the local defect clusters are assumed to
have curvilinear patterns and the local defect distributions are modeled by the principal
curves. By comparing the log likelihood values of each cluster between the two steps, they
can identify whether or not a cluster has a curvilinear pattern. The model-based clustering
approach has the following advantages as pointed out by Hwang and Kuo [30]: (1) it is
so flexible in that no training data is required for new defect patterns, and (2) clustering
results provide information for yield estimation as well as process monitoring [31].
The method developed by Hwang and Kuo [30] has some shortcomings. It tends to
overestimate the number of defect clusters because it determines the number of clusters
assuming that all clusters have amorphous patterns. It also needs to assume specific form
of intensity function for modeling the global defect pattern. In this study, we extend
and improve the work of Hwang and Kuo [30]. Defect denoising technique is applied to
separate the local defects from the global defects. A new mixture model is proposed to
model the distributions of the local defects on the wafers. The new model is capable of
modeling the existence of both curvilinear defect patterns and amorphous/linear defect
patterns on a wafer surface. The new clustering approach is evaluated using both simulated
and experimental data.
1.2 Yield modeling of integrated circuits manufacturing
Among the performance indexes for successful integrated circuits manufacturing, yield is
regarded as the most important one because it is closely related to profitability. Yield is usu-
ally defined as the ratio of the number of usable items after the completion of manufacturing
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processes to the number of potentially usable items at the beginning of production [35]. Re-
cently, as semiconductor technology evolves, design geometries are shrinking continuously,
making physical failure analysis more difficult and a reactive approach prohibitively low.
To ensure high profits in such a challenging environment, the need for accurate yield esti-
mation and prediction in order to evaluate productivity and estimate production costs is
essential [3].
Yield is estimated and predicted by yield models. A yield model is used to estimate
the yield of a current or new product and yield loss from each of the process steps [35].
There have been many attempts to model the yield of ICs manufacturing since the 1960s.
Poisson model is one of the simplest yield models. The Poisson yield model assumes that
the distribution of faults, i.e., fatal defects or killer defects, is random and the occurrence
of a fault at any location is independent of the occurrence of any other fault. Since the
Poisson yield model does not consider defect clustering, it sometimes gives a lower predicted
yield than what is observed. It has been recognized that defects on ICs tend to cluster,
which causes variations in defect density. In order to take into account the defect density
variations, compound Poisson models were introduced. In compound Poisson yield models,
the defect density is not a constant, instead has its own probability distribution. Assuming
that the defect density follows a gamma distribution leads to the widely used negative
binomial yield model.
The compound Poisson models, however, have some limitations such as (1) the defect
density distributions are hard to infer from actual wafers, (2) it is difficult to incorporate
the defect densities from different sources, and (3) they can not provide information about
defect density variations by locations. Some advanced yield models, which take into account
the defect density variations by locations, have been proposed. Hwang et al. [31] used spatial
nonhomogeneous Poisson process to model the spatial defect patterns and developed new
yield models that can incorporate the defects generated by different sources. They evaluated
the performance of their models by simulation studies. Bae et al. [3] proposed to estimate
yield via spatial modeling of clustered defect counts across a wafer map. Their models are
based on a Poisson regression, a negative binomial regression, and a zero-inflated Poisson
(ZIP) regression. One of Tyagi and Bayoumi’s wafer maps [64] is used to illustrate their
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modeling procedures. Their results indicate that yield estimation can be greatly improved
by capturing spatial features of the defect counts across the wafer map. In particular, the
ZIP model provides the most accurate yield estimation for the wafer map analyzed in their
paper.
In this dissertation, we develop yield modeling procedure that integrates yield estimation
with yield improvement. Defect denoising technique is implemented to separate the local
defects from the global defects. Yield losses due to the global defects and the local defects
are modeled separately. We analyze the global defects and the local defects separately
because (1) yield losses due to different sources can be identified and (2) by detecting the
local defects, yield improvement effort can be focused on finding and removing the causes
of the local defects. A variety of yield modeling approaches are considered and compared in
this study. Besides the Poisson model, the negative binomial model, and the ZIP regression
model, we also consider a zero-inflated negative binomial (ZINB) regression model and a
model-based clustering (MBC) model. We evaluate and compare these models using a real
wafer map.
1.3 Breakdown characterization of high-k gate dielectrics
The success of the semiconductor industry is largely due to the existence of the gate oxide,
SiO2. A thin film of SiO2 forms the insulating layer between the control gate and the
conducting channel of a metal-oxide-semiconductor field effect transistor (MOSFET) as
shown in Figure 1.2. The reliability of SiO2, i.e., the probability of a SiO2 film retaining
its insulating property under a high electric field for many years, has been the subject of
numerous publications.
In the last three decades, the aggressive scaling of microelectronics for better perfor-
mance and higher density has maintained an unprecedented pace. Miniaturizing the di-
mensions and the isolation region of devices is more challenging than ever before as the
integration level on a single chip goes to ultra-large scale [68]. However, because of perfor-
mance considerations and non-scalable parameters such as threshold voltage, the scaling of
6
Figure 1.2: Schematic structure of a MOSFET
gate voltage lags behind the scaling of oxide thickness. This raises serious concerns as to
whether ultra-thin gate oxides can function properly and reliably.
There are reasons to believe that the scaling of oxide thickness is not unlimited. For
gate oxide films of less than 1.2 nm, there exists a large leakage current, caused by the direct
tunnelling of electrons through the thin layer of SiO2. This results not only in power loss,
but also interferes with the proper function of a MOSFET. Scaling can also be limited by
processing issues like poor wafer uniformity, the difficulty of SiO2 growth control, and the
threshold voltage shift caused by boron diffusion from the p+-gate into the silicon substrate.
One solution to the problem is to replace SiO2 with high-k dielectric materials, which have
a relatively large dielectric constant. This makes it possible to use thicker dielectric films to
avoid direct tunneling without sacrificing film capacitance [67]. HfOx is a potential high-k
gate dielectric for future generations of metal-oxide-semiconductor (MOS) devices. There
are plenty of encouraging results to warrant further studies on it. However, more research
is necessary to characterize the reliability properties for a complete assessment of their
potential as candidates of the gate dielectric.
Doping HfOx with another metal, such as zirconium, can decrease the leakage and in-
crease the k value of HfOx films [63]. It has been shown that HfOx with appropriate amount
of doped Zr demonstrates improved electrical properties compared to pure HfOx [38]. A
high-quality interfacial layer between the Si substrate and high-k film is important to the
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properties of ultra-thin gate dielectrics [39]. However, failure mode and degradation mecha-
nism of this kind of stacked structure might be different from that of single-layer HfOx films.
It is observed that, besides one single jump of leakage current at breakdown, there could be
two separate jumps when a Zr-doped hafnium oxide (HfOx) film with an artificially inserted
SiO2 layer is stressed under gate injection condition. This two-step breakdown phenomenon
of high-k stacks has not been discussed in details in the literature and the current study is
intended to investigate why and how it happens.
The objectives of current study of high-k gate stacks include to identify failure modes,
to investigate degradation mechanism, and to model and project lifetime from both physics
and statistics perspectives. Research focuses on characterizing reliability properties of high-
k gate stacks and understanding dielectric breakdown mechanisms. To this end, ramped
voltage, constant voltage, and ramp-relax stress tests have been applied on the sample
capacitors. Experimental data are analyzed and compared with that of conventional gate
oxide SiO2 to gain insights on reliability behaviors of high-k dielectrics.
1.4 Hazard rate function of gate dielectrics breakdown
Hazard rate, also known as (instantaneous) failure rate as well as other names, is a widely
used metric for measuring reliability in electronic products. Correct estimation of the hazard
rate is essential for determining the amount of accelerated stress testing that is required in
a particular case, i.e., the optimal burn-in policy. A study of many systems during their
normal life expectancy has led to the conclusion that hazard rates follow a certain basic
pattern. It has been found that systems exhibit high hazard rate during their initial period
of operation, called the early life or the infant mortality period. The operating period
that follows the infant mortality period has a smaller hazard rate and is called the useful
life period, which tends to remain approximated constant until the beginning of the next
phase, called the aging period. This typical hazard rate behavior is known as the bathtub
curve [35].
Most electronic devices exhibit a decreasing hazard rate in their early life, which results
from the weak individuals that have shorter lives than the normal (stronger) ones [9]. In
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the useful life period, devices move into the steady-state hazard rate period with an almost
constant hazard rate. This corresponds to the normal operation of an electronic device and
extends well beyond the useful life of most devices [35]. Aging occurs when the hazard rate
increases and the remaining devices fail. Due to rapidly evolving manufacturing technology,
the wearout process may not be detected during operational life of electronics products [4].
Using time-dependent dielectric breakdown (TDDB) as an example, we studies the
hazard rate of nanoelectronics. The approach developed in this study is applicable to both
conventional SiO2 and novel high-k materials, such as HfOx and TaOy based dielectrics [46–
48].
When studying the reliability of nanoelectronics, it is very important to first understand
the failure mechanisms. The lifetime model of the nanoelectronic device must comply with
the physical failure mechanisms. In this study, we examine the hazard rate function of
gate dielectrics based on a physically feasible lifetime distribution. Compared to other
approaches in the literature for constructing the bathtub curve, this approach is rooted in
an understanding of the physical nature of the breakdown mechanisms. In our study, A
Bayesian approach is adopted in the statistical analysis.
1.5 Dissertation overview
The rest of the dissertation is organized as the following. Chapter 2 discusses spatial
defects pattern recognition using model-based clustering. Chapter 3 describes advanced
yield modeling approaches for ICs yield estimation. Chapter 4 investigates the breakdown
characterization of the double-layered high-k gate dielectrics. Chapter 5 studies the hazard
rate function of gate dielectric breakdown. Finally, Chapter 6 concludes the dissertation.
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Chapter 2
Spatial Defects Pattern
Recognition via Model-based
Clustering
Integrated circuits on the semiconductor wafers are highly vulnerable to defects generated
during a variety of manufacturing processes. It has been recognized that the defects not
only lower the manufacturing yield, but also cause potential reliability problems. Therefore,
prompt identification of the root-causes of the defects and early elimination of them are
critical [35]. Because the spatial patterns of the defects contain information about the
defect generation mechanisms, methods that can detect the spatial defect patterns are
important for the yield and reliability improvement. In this chapter, we discuss a new
technique for spatial defects pattern recognition using model-based clustering. The new
technique consists of two steps: a defect denoising step that separates the local defects from
the global defects, a model-based clustering step that groups the local defects into clusters
and identifies the spatial pattern of each cluster.
2.1 Defect denoising
The method developed by Hwang and Kuo [30] can differentiate clustered local defects and
random global defects, and identify the patterns of the local defect clusters simultaneously.
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They modeled the distribution of the global defects by a spatial nonhomogeneous Poisson
process (NHPP). The intensity function of the NHPP includes the location covariates, which
take account of spatial variations in defect density. They assumed a quadratic intensity
function in their studies. However, the assumption of quadratic intensity function is specific
to their simulation studies and may not be correct for real wafer maps. Bae et al. [3]
developed an approach to determine the form of the intensity function using regression
methods. However, it is difficult and computationally intense to determine the form of
the intensity function and classify the local defects simultaneously. In addition, Wang et
al. [66] observed that having the global defects removed can increase the accuracy of the
defect classification analysis. Therefore, in this study we will first separate the local defects
from the global defects before analyzing the local defect clusters.
Defect denoising is to determine whether the input wafer map consists of any local
defect clusters and to separate the local defects from the global defects. Wang et al. [66]
applied a spatial filter for defect denoising and called this step automatic defect detection
(ADD). The spatial filter can be performed by counting the number of neighboring defects
within a specified distance rsf from each defect. If the number of neighboring defects of
a particular defect exceeds a threshold value nsf , the defect will be considered as a local
defect because intuitively a local defect tends to be surrounded by many other local defects
in the same defect cluster. However, choosing the parameters of the spatial filter, rsf and
nsf , is empirical and the performance of the spatial filter is significantly affected by the
parameters.
In this study, we adopt a different approach, separating the global defects from the local
defects without any assumptions about the defect patterns. The method used here is one
based on the distance to the kth nearest neighbor (NN) of a point in a spatial point process.
Intuition suggests that for points in regions of higher density (i.e., those inside the local
defect clusters), the kth nearest neighbor distance of a point will be less, on average, than
that for a noise point. The NN denoising technique has been applied to the problem of
detecting surface-laid minefields on the basis of an image from a reconnaissance aircraft
by Byes and Raftery [11]. Byes and Raftery [11] provided a detailed discussion of the kth
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nearest neighbor distance denoising technique. We will outline some key features of this
technique.
In the defect denoising process, we assume that global defects are distributed as a Poisson
point process. Local defects are distributed also as a Poisson point process restricted to
some regions of the wafer and overlaid on the global defects. We make no assumptions
about the shape of the local defect clusters or their number.
If we consider just one Poisson point process, we can find the distribution of the kth
nearest neighbor distance Dk from a randomly chosen point in the process to its kth nearest
neighbor. For d ∈ [0,∞),
P (Dk > d) =
k−1∑
i=0
e−λpid2(λpid2)i
i!
= 1− FDk(d),
where λ is the rate of the Poisson point process. This formula is obtained by imaging a
circle of radius d around the point in consideration. If Dk is greater than d , then there
must be one of 0, 1, . . . , k−1 points in this circle. Differentiating FDk(d) leads to the density
fDk(d):
fDk(d) =
e−λpid22(λpi)kd2k−1
(k − 1)! .
This is a transformed gamma random variable, Y ∼ Γ(k, λpi), where Y = (Dk)2. Let
us denote this situation by Dk ∼ Γ(1/2)(k, λpi). Given some observed values of Dk, the
maximum likelihood estimate (MLE) of the rate of the Poisson process from this method is
given by λˆ = k
pi
Pn
i=1 di
, where di, i = 1, . . . , n, are the observations of the kth NN distances.
Returning to the assumption of the defect pattern as two superimposed Poisson point
processes, one may consider that Dk has a mixture distribution as
Dk ∼ pΓ(1/2)(k, λ1pi) + (1− p)Γ(1/2)(k, λ2pi).
A simple application of the EM algorithm can be used to estimate the parameters λ1, λ2 and
p . With those estimates, the defects can be classified as either local defects or global defects
based on some criterion. The simplest criterion is to classify according to the component
of the mixture under which the observed Dk has higher density.
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Byes and Raftery [11] proposed that one can choose k to be about the size of the smallest
cluster that one wishes to detect. In our study, we choose k = 4, that is, a local defect
cluster should contain at least four defects.
The NN denoising approach models the global defect pattern and the local defect pattern
by two homogeneous Poisson point processes. Although this assumption seems not rigorous
for the defects on the wafers, the NN denoising approach performs well for the real wafer
map data we have tested. This is mainly because that the defect density in the region
of the clustered local defects is much higher than the defect density of the global defects.
However, if multiple local defect clusters have quite different defect densities, this denoising
approach may not perform as desired.
2.2 Model-based clustering for spatial defects
Banfield and Raftery [6] proposed a method for model-based clustering of d-dimensional
data based on a mixture of multivariate normal distributions, with an optional component
consisting of a spatial homogeneous Poisson process to represent “noise” or “clutter”. That
is, the observations are assumed to follow a mixture distribution
f(x|θ) = p0f0(x|θ0) +
G∑
k=1
pkfk(x|θk), (2.1)
where x denote the locations of the observations, and the parameters of the mixture distri-
bution θ ≡ (p,θ0,θ1, . . .θG). The zeroth cluster corresponds to the background noise and
f0(x|θ0) is the density of the spatial homogeneous Poisson process. The mixing proportions
p ≡ (p0, p1, . . . , pG) satisfy pk ≥ 0, ∀k = 0, . . . , G and
∑G
k=0 pk = 1. fk(x|θk), k = 1, . . . , G
are the probability density functions of the multivariate normal distributions. The multi-
variate normal distributions are not capable of modeling curvilinear features. Stanford and
Raftery [60] assumed that all the features have curvilinear shape and used principal curves
to model these curvilinear features.
Two approaches have been applied to estimate the model parameters: the EM algo-
rithm [6] and the Bayesian inference [7]. In both approaches, the locations xi are regarded
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as incomplete data and the complete data are considered to be (xi, zi) , where the latent
variables zi ≡ (zi0, zi1, . . . , zGi) satisfy
zik =
 1, if the defect at xi belongs to the k
th cluster,
0, otherwise,
for i = 1, . . . , N and k = 0, 1, . . . , G, where N is the total number of observations. It is
assumed that zi follows an identical and independent multinomial distribution of a single
trial with parameters p , i.e.,
f(zi|p) ∝
G∏
k=0
pzikk , i = 1, . . . , N.
The model-based clustering approach described above has been applied in many disci-
plines. For example, Campbell et al. [12] applied it to find textile flaws, and Dasgupta and
Raftery [17] used it for minefield detection. Model (2.1) is not suitable for spatial defect
pattern recognition in ICs fabrication because one wafer may have both amorphous and
curvilinear defect clusters. In order to overcome this limitation, we propose a new mixture
distribution to model the local defect distributions on the semiconductor wafers. The new
model is given by [70,71]
f(x|θ) =
G∑
k=1
pk
{
fk,MV N (x|θk,MV N )uk × fk,PC(x|θk,PC)1−uk
}
. (2.2)
We drop the zeroth component because the global defects are excluded from the analysis by
the defect denoising step. The new pattern identification parameters satisfy
uk =
 1, if the k
th cluster has an amorphous or a linear pattern,
0, if the kth cluster has a curvilinear pattern,
for k = 1, . . . , G. Therefore, the pattern of each local defect cluster can be identified by
estimating the corresponding pattern identification parameter. In the new mixture model
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(2.2), fk,MV N and fk,PC are the densities of the multivariate normal distribution and the
principal curve, respectively.
2.2.1 Multivariate normal distributions
The local defect clusters tend to take specific patterns according to their generation causes
in IC manufacturing. In general, particles or chemical stains generate amorphous shapes of
defect patterns [26]. The defects distribution with an amorphous pattern can be easily mod-
eled by a multivariate normal distribution (bivariate normal distribution for 2-dimensional
cases). The probability density function of d-dimensional multivariate normal distribution
is
fk,MV N (x|µk,Σk) = (2pi)−d/2|Σk|−1/2 exp
[
−1
2
(x− µk)Σ−1k (x− µk)T
]
.
Herein θk,MV N ≡ (µk,Σk), where µk is the (d × 1) mean vector determining the location
of the kth cluster; and Σk is the (d× d) variance-covariance matrix of the kth cluster. The
variance-covariance matrix is a symmetric, positive definite matrix that contains information
about shape, volume, and orientation of the corresponding cluster.
Banfield and Raftery [6] decomposed the variance-covariance matrix using a variant of
the standard spectral decomposition, namely Σk = λkDkAkDTk , where λk is the largest
eigenvalue of Σk, Dk is an orthogonal matrix consisting of eigenvectors, and Ak = diag{1,
a2k, . . . , adk} is a diagonal matrix satisfying 1 ≥ a2k ≥ · · · ≥ adk > 0. These factors have
nice geometric interpretation: λk controls the volume of the kth group, Ak its shape, and
Dk its orientation. A linear pattern is also modeled by the multivariate normal distribution.
The kth local defect cluster appears to be a linear line if a2k ¿ 1 holds.
2.2.2 Principal curves
The curvilinear feature is another typical pattern appearing across wafer defect maps. The
introduction of the multivariate normal distribution for describing the curvilinear patterns
may not be appropriate in that it can lead to incorrect classification of clusters and reducing
classification capability [22]. Instead, by introducing a principal curve, a local defect cluster
with curvilinear pattern can be efficiently modeled.
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Figure 2.1: A simple example of the principal curve [60].
A principal curve is a smooth, curvilinear summary of d-dimensional data, it is a nonlin-
ear generalization of the first principal component line as the average of points that project
to the same location on a curve. Figure 2.1 shows a simple example of the principal curve.
Principal curves were first introduced by Hastie and Stuetzle [27] and applied in clustering
context by Banfield and Raftery [5], Stanford and Raftery [60], and Hwang and Kuo [30].
Define a vector function f(γ) of a scalar variable γ as a one dimensional curve in the
d-dimensional space Rd, and x as a random vector in Rd. When we define the projection
index γf (x) : Rd → R, the value of γ for which f(γ) is closest to x, as
γf (x) = sup
γ
{γ : ‖x− f(γ)‖ = inf
δ
‖x− f(δ)‖},
then f(γ) is called the principal curve (or self-consistent) of x if E[x|γf (x) = γ] = f(γ) for
a.e. γ [27]. Here,‖x− f(γ)‖ is the Euclidean distance from the data point to its projection
point on the curve.
The principal curve of data x of size n is found by the following algorithm [27]:
Initialization:
Find f (0)(γ) = x¯+ bγ, where b is the first principal component of x.
Repeat: Over iteration counter i
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1. Find γ(i)f (xj), j = 1, . . . , n.
2. Find f (i+1)(γ)
Until: |d(i+1) − d(i)| is less than some criterion, where d(i) =∑nj=1 ‖xj − f (i)(γ(i)f (xj))‖2.
The principal curve of x is obtained by the iterative steps of finding a curve f(γ), and the
projection point on the curve from each data point, γf (xj), j = 1, . . . , n. The algorithm
stops when there is little improvement in the sum of the squared distances between the data
points and the curve.
Stanford and Raftery [60] assumed that the feature points are distributed uniformly
along the true underlying feature and normally about the true underlying feature, with
mean zero. They wrote the probability density function of the principal curve as
fk,PC(x|νk, σk) = 1
νk
√
2piσk
exp
(
−‖x− f(γk)‖
2
2σ2k
)
, (2.3)
where the scalar parameter νk > 0 is the length of the principal curve, and the scalar
parameter σ2k > 0 is the variance of the distances from the data points to the principal
curve.
2.3 Clustering algorithms
In the previous section, we have discussed the new mixture distribution to model the distri-
bution of the local defects on a wafer. In this section, we consider the problem of estimating
the unknown parameters. The number of local defect clusters G also needs to be estimated.
To estimate the model parameters, we develop clustering algorithms based on both the
EM algorithm and the Bayesian inference. To determine the number of clusters, we choose
Bayesian information criterion (BIC) as our model-selection rule.
2.3.1 Expectation-maximization algorithm
We apply a variant of the EM algorithm, the classification-expectation-maximization (CEM)
algorithm [13] to estimate the model parameters. Assuming the number of local defect
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clusters G is known, the CEM algorithm consists of the following iterative steps. At the
mth iteration:
1. E-step:
Compute zˆ(m) given pˆ(m−1), uˆ(m−1) and θˆ
(m−1)
:
zˆ
(m)
ik =
pˆ
(m−1)
k fk(xi|θˆ
(m−1)
k )∑G
j=1 pˆ
(m−1)
j fj(xi|θˆ
(m−1)
j )
.
2. C-step:
Partition the defects into clusters according to zˆ(m).
3. M-step:
3.1 compute pˆ(m):
pˆ
(m)
k =
n
(m)
k
n
,
k = 1, . . . , G, where n(m)k is the number of defects in the k
th cluster;
3.2 compute µˆ(m)k and Σˆ
(m)
k :
µˆ
(m)
k =
1
n
(m)
k
∑
i:z
(m)
ik =1
xi and Σˆ
(m)
k =
1
n
(m)
k
∑
i:z
(m)
ik =1
(xi − µˆ(m)k )(xi − µˆ(m)k )T ,
k = 1, . . . , G;
3.3 compute νˆ(m)k and σˆ
(m)
k , k = 1, . . . , G according to Section 2.2.2;
3.4 determine uˆ(m)k , k = 1, . . . , G:
For each local defect cluster, calculate L(m)k,MV N ≡
∏
i:z
(m)
ik =1
fk,MV N (xi|µˆ(m)k , Σˆ
(m)
k )
and L(m)k,PC ≡
∏
i:z
(m)
ik =1
fk,PC(xi|νˆ(m)k , σˆ(m)k ), the likelihood values assuming the
multivariate normal distribution and the principal curve, respectively. Then
uˆ
(m)
k =
 1 if L
(m)
k,MV N ≥ L(m)k,PC ,
0 if L(m)k,MV N < L
(m)
k,PC .
These steps are repeated until convergence criteria are satisfied.
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2.3.2 Bayesian inference
The CEM algorithm presented in Section 2.3.1 is sensitive to initial guesses. It has also
been reported in the literature that model-based clustering using EM algorithm may provide
biased estimates and it is difficult to assess the model uncertainty [7]. An alterative way is
to estimate the model parameters via Bayesian inference.
In this study, we choose conjugate priors for the model parameters in model-based
clustering. Similar priors have been used and discussed by Bensmail and Meulman [8]. We
assume that prior distributions of the parameters are
p ∼ Dirichlet(ξ1, . . . , ξG), (2.4)
µk|Σk ∼ MVNd(ζk,Σk/τk), (2.5)
Σk ∼ W−1d (Rk, ck), k = 1, . . . , G, (2.6)
where W−1d (·) represents a d-dimensional inverse-Wishart density.
The prior distribution of the mixing proportions p is assumed to be a Dirichlet distri-
bution with probability density function
f(p) =
Γ(ξ1 + · · ·+ ξG)∏G
k=1 Γ(ξk)
G∏
k=1
pξk−1k ,
where ξ1, . . . , ξG are constants and Γ(·) denotes the gamma function, i.e.,
Γ(ξ) =
∫ ∞
0
tξ−1e−tdt.
The Dirichlet distribution is the conjugate prior for the multinomial likelihood. The prior
distribution of the mean vector of the multivariate normal distribution, µk, conditional on
the variance-covariance matrix Σk is a multivariate normal distribution with mean ζk ∈ Rd
and variance-covariance matrix Σk/τk for k = 1, . . . , G, where τk(> 0) is known scale
factor. Additionally, we assume p is independent of (µk, Σk). The prior distribution of
the variance-covariance matrix Σk is assumed to be an inverse-Wishart distribution with
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parameters Rk and ck. The density of the d-dimensional inverse-Wishart distribution is
f(X|R, c) = |X|
−(c+d+1)/2 exp[−0.5tr(R−1X−1)]
2cd/2pid(d−1)/4|R|c/2∏di=1 Γ((c+ 1− i)/2) ,
where tr(X) denotes the trace of the matrix X.
We estimate the parameters in model (2.2) by simulating from their joint posterior
distribution using a Gibbs sampler. Assuming that the number of local defect clusters G
is known, Markov Chain Monte Carlo (MCMC) simulation at the mth iteration consists of
the following steps:
1. Simulate the latent variables z(m)i according to their conditional posterior distribution,
z(m)i ∼Multinomial(1,qi), where qi ≡ (qi1, . . . , qiG) and
qik =
p
(m−1)
k fk(xi|θ(m−1)k )∑G
j=1 p
(m−1)
j fj(xi|θ(m−1)j )
, k = 1 . . . , G; i = 1, . . . , N.
Herein
fk(xi|θ(m−1)k ) = fk,MV N (xi|µ(m−1)k ,Σ(m−1)k )u
(m−1)
k ×fk,PC(xi|ν(m−1)k , σ(m−1)k )1−u
(m−1)
k .
2. Simulate the mixing proportions p(m) =
(
p
(m)
1 , . . . , p
(m)
G
)
given z(m)i according to their
conditional posterior distribution:
p(m) | z(m) ∼ Dirichlet
(
ξ1 + n
(m)
1 , · · · , ξG + n(m)G
)
,
where n(m)k =
∑N
i=1 z
(m)
ik is the number of defects in the k
th cluster at themth iteration
for k = 1, . . . , G.
3. Simulate the mean vectors of the multivariate normal distributions, µ(m)k , givenΣ
(m−1)
k
and z(m) according to their conditional posterior distributions:
µk|Σk, z ∼MVNd
(
ζ¯k,
Σk
nk + τk
)
, k = 1, . . . , G,
where ζ¯k = (nkx¯k + τkζk)/(nk + τk) for x¯k = (
∑
i:zik=1
xi)/nk.
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4. Simulate the variance-covariance matrices of the multivariate normal distributions
Σ(m)k , k = 1, . . . , G given z
(m) with their conditional posterior distributions:
Σk | z ∼W−1d
(
nk + ck,Rk + Sk +
nkτk
nk + τk
(x¯k − ζk)(x¯k − ζk)T
)
,
where Sk =
∑
i:zik=1
(xi − x¯k)(xi − x¯k)T , the sample covariance matrix [8].
5. Given z(m), find the principal curve of each local defect cluster and estimate the
parameters of the principal curves ν(m)k and σ
(m)
k given in Section 2.2.2.
6. Simulate the pattern identification indicators u(m)k , k = 1, . . . , G according to their
posterior distributions, uk ∼ Bernoulli(ρk), where
ρk =
L
(m)
k,MV N
L
(m)
k,MV N + L
(m)
k,PC
,
where
L
(m)
k,MV N =
∏
i:z
(m)
ik =1
fk,MV N (xi|µ(m)k ,Σ(m)k ),
and
L
(m)
k,PC =
∏
i:z
(m)
ik =1
fk,PC(xi|ν(m)k , σ(m)k ).
Both of the CEM algorithm and the Bayesian algorithm work well for the simulated and
real wafer map data. The results presented in the next section are based on the Bayesian
clustering algorithm.
2.3.3 Number of clusters
Estimating the number of clustersG, viewed as one of the choices between competing models
for the same data, is a crucial part of the model-based clustering analysis. There are many
criteria proposed in the literature for model selection; for example, the Akaike information
criterion (AIC) [1], the Baysian information criterion (BIC) [54], the information complexity
(ICOMP) criterion [10], the approximate weight of evidence (AWE) [6], and the Bayes
factor [7]. In a Bayesian framework, the Bayes factor is usually used as the model selection
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rule. However, the Bayes factor is difficult to evaluate, especially for our complex model
(2.2). In our study, we choose the BIC as our model selection rule because of its simplicity
and it has been widely supported in the model-based clustering literature. The BIC is
approximated as
BIC ≈ 2Lk(x, θ˜)− m˜k log(N), (2.7)
where Lk(x, θ˜) is the log-likelihood of the model with k clusters evaluated at the posterior
estimates of the model parameters, θ˜; m˜k is the total number of independent parameters
in the model with k clusters. Generally, the fit of a model increases as more parameters are
introduced. However, it is not desirable to use too may parameters. The second term is a
penalty for using more complicated models. The BIC actually balances the fit of a model
and its complexity. We determine the number of clusters that maximizes the approximated
BIC (2.7). In order to reduce computational efforts, we choose k yielding the first local
maximum of the approximated BIC as the number of mixture component G. Figure 2.2
shows the flow chart of the clustering algorithm using Bayesian inference for parameter
estimation and the BIC for model selection.
2.4 Results
This section presents the results of the proposed Bayesian clustering algorithm applied to
both simulated and real wafer map data. In all cases, wafers with same size, i.e., 20 cm
diameter, are considered.
2.4.1 Simulation data
First, let us apply the proposed clustering method to two simulated cases. In the simulation
study, the global defects on the wafers are simulated from the spatial Poisson process. We
assume that the mean number of the global defects is uniformly distributed between 25
and 100. The local defects in a cluster with curvilinear pattern are generated from the
assumption that the defects are distributed uniformly along and about the curve. The
local defects in an amorphous cluster are created by sampling from the bivariate normal
distributions. Each local defect cluster has 100 defects.
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Figure 2.2: Flow chart of the Bayesian model-based clustering algorithm.
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The algorithm is coded using MATLAB 7.0 and executed on a computer with Pentium 4
3.0 GHz CPU and 512 Mb RAM. The computational times are calculated using the cputime
function in MATLAB. In order to measure the accuracy of the clustering algorithm, we
define the misclassification rate as
Misclassification rate =
the number of wrongly classified defects
the number of all defects
.
In simulation case 1, defect patterns on ten wafers are simulated. Figure 2.3(a) shows
three representative patterns. Two local defect clusters, one with a curvilinear pattern and
one with an amorphous pattern, are generated on each wafer. The local defects in the
cluster with amorphous pattern are generated from the bivariate normal distribution with
random variance-covariance matrix. The mean vector of the bivariate normal distribution
is assumed to be random in the region {(x, y) : −4 < x < −2,−4 < y < −2} , where (0, 0)
is the center of the wafer. The local cluster with curvilinear pattern is randomly generated
in the region {(x, y) : y > 0}. The two local clusters generated in this way are always
separated. Figure 2.3(b) presents the local defects detected by the defect denoising step
and Figure 2.3(c) plots the final results using the proposed clustering algorithm. The new
algorithm successfully finds the correct number of local defect clusters and assigns each
cluster correct pattern for all the ten wafers.
Figure 2.4 shows an example of how to determine the number of local clusters G using
BIC. For the first pattern shown in Figure 2.3(a), the first local maximum of the approxi-
mated BIC is obtained when assuming two local defect clusters.
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(a)
(b)
(c)
Figure 2.3: Simulation case 1: (a) all defects; (b) local defects detected by the denoising
step; (c) clustering results using the proposed method.
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Figure 2.4: Using BIC to determine the number of local defect clusters G.
In simulation case 2, we also generated defect patterns on ten wafers. On each wafer,
two local defect clusters, one with curvilinear pattern and one with amorphous pattern, are
partially overlapped. Three representative wafers are shown in Figure 2.5(a). The local
defects detected by the defect denoising step and the final clustering results are shown in
Figures 2.5(b) and 2.5(c), respectively. The proposed clustering method finds the correct
number of defect clusters and identifies the correct pattern for each local defect cluster for
all of the ten wafers generated in this case.
Table 2.1 summarizes the average misclassification rates and the average computational
times for the two simulation cases. The proposed clustering method can analyze one wafer
within eight minutes. When the local defect clusters are well separated, the method has
high clustering accuracy. When the local clusters are partially overlapped, the performance
of the method decreases. However, most of the local defects are identified by the new
algorithm.
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(a)
(b)
(c)
Figure 2.5: Simulation case 2: (a) all defects; (b) local defects detected by the denoising
step; (c) clustering results using the proposed method.
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Table 2.1: Summary of the average computational times and misclassification rates.
Case Average misclassification rate Average computational time
(%) (seconds)
1 4.96 428
2 12.23 435
2.4.2 Real wafer map data
Next, we analyze some real wafer map data to see how the proposed algorithm detects
general defect patterns generated during IC manufacturing. When analyzing the real wafer
map data, we need to be aware of the fact that defect inspection equipment may report
the same defect multiple times especially if the defect is seen through a transparent layer.
Reporting a defect multiple times result in small local regions on the wafer with very high
defect densities [51]. This will degrade the performance of the algorithm, especially the
defect denoising step. Hence, we apply a preprocessing step to distinguish between adder
defects (that correspond to the new defects that are added) and common defects between
multiple layers. This determination is based on the defect coordinates. If two defects are
very close to each other, for example, their distance is less than 100 µm, these two defects
will be considered as one defect. Combining common defects eliminates local regions with
very high defect densities. It also results in a reduction of the number of defects, hence
accelerates the clustering analysis.
Six wafer maps with typical defect patterns are gathered and displayed in Figure 2.6.
Figure 2.7 presents the clustering results of the proposed method applied to the wafer map
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(a) (b)
(c) (d)
(e) (f)
Figure 2.6: Real wafer map data
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(a) (b)
(c) (d)
(e) (f)
Figure 2.7: Clustering results for the real wafer map data
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data shown in Figure 2.6. Different defect clusters are distinguished with different symbols
and the small dots correspond to global defects. For linear and curvilinear clusters, the
true lines and curves are also plotted. Generally, the proposed method performs well for
the real wafer map data analyzed here. However, the method did not perform as desired
for some clusters. For example, at the up left portion of wafer (b), the algorithm detected
a curvilinear pattern, which may be better considered as two clusters; the algorithm cuts
the curvilinear pattern on wafer (f) into two pieces and describes each piece by a curve.
2.5 Summary
Defect patterns on the semiconductor wafers contain useful information about the causes of
the defects; hence detecting the spatial defect patterns is important for integrated circuits
yield and reliability improvement. This chapter proposed an automatic method for detecting
and identifying the clustered local defect patterns. Defect denoising technique separates the
local defects from the global defects based on the kth nearest-neighbor distances. A new
mixture model is proposed to model the distribution of the local defects. The local defects in
amorphous/linear patterns and curvilinear patterns are modeled by the multivariate normal
distributions and the principal curves, respectively. Clustering algorithms using Bayesian
inference or CEM algorithm for parameter estimation and Bayesian information criterion
for determining the number of defect clusters are developed. Generally, the new clustering
algorithm performs well for both simulated and real wafer map data.
The proposed method has some limitations. First, it uses only the location information
for analyzing the defect clusters. It generally performs well when the local defect clusters are
well separated. If two or more clusters are too close to each other or partially overlapped,
the proposed method may not be able to distinguish them. Second, the performance of
the defect denoising step affects the accuracy of the clustering results. The kth nearest-
neighbor noise removal approach may not perform well in some situations, for example,
when multiple local defect clusters on the same wafer have quite different defect densities.
Finally, the speed of the clustering analysis significantly depends on the number of defects
and the number of clusters. It may be computational intense when there are a large number
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of defects or the number of local defect clusters is large. These are directions for future
work to improve our method.
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Chapter 3
Advanced Yield Modeling
Yield is considered as one of the most important performance indexes for successful inte-
grated circuits manufacturing because yield is closely related to the profit of a manufacturer.
Recently, as semiconductor technology evolves, design geometries are shrinking continu-
ously, making physical failure analysis more difficult and a reactive approach prohibitively
low. To ensure high profits in such a challenging environment, the need for accurate yield
estimation and prediction in order to evaluate productivity and estimate production costs
is essential [3]. In this chapter, we present advanced yield modeling approaches, which
consider the spatial modeling of defect distributions on the wafers. The new yield mod-
els provide significantly improvement in yield estimation compared to traditional models,
which do not take into account the spatial variations of defect distributions. In our study,
we model the yields due to the global defects and the local defects separately and the defect
denoising technique described in previous chapter is used to separate the global defects from
the local defects.
3.1 Conventional models
Let us begin with the Poisson yield model and the negative binomial yield model. We will
also review some basic concepts in yield modeling, such as critical area and defect density.
Kuo et al. [35] provides a detailed discussion of yield models and we will provide an outline
of yield modeling in this section.
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The failure of a chip is caused by one or more faults (fatal defects) on it. Not all the
defects are faults. If the size of a defect on a die is given, then it is the location that
differentiates a defect from a fault. A collection of locations where the existence of the
center of a defect causes a failure is called a critical area [35]. That is, if a defect occurs in
the critical area, it is a fault. The critical area is specific to failure mechanism, defect size,
and layout topology, etc.
Let Ac and Ac(y) be an average critical area and a critical area for defect size y, respec-
tively, and s(y) the probability density function (pdf) of defect size. For the given s(y) , Ac
is written as
Ac =
∫ ∞
0
Ac(y)s(y)dy. (3.1)
Define the defect density D as
D = lim
|dx|→0
P{Ndx = 1}
|dx| , (3.2)
where Ndx is the number of defects over the infinitesimal area around a point x. Denote
D0 and D(y) to be the average defect density of all sizes and average defect density of size
y , respectively. Then
D0 =
∫ ∞
0
D(y)dy, (3.3)
and the relationship between D0 and s(y) is
D(y) = D0s(y). (3.4)
Define µ as the average number of faults on a die caused by defects. It is obtained by
µ =
∫ ∞
0
Ac(y)D(y)dy = D0
∫ ∞
0
Ac(y)s(y)dy = AcD0. (3.5)
The probability of a defect becoming fault is called fault probability, which is denoted as
Φ. The ratio of the critical area to the total area on which a defect can fall simply gives its
fault probability:
Φ =
Ac
At
, (3.6)
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where At is the total area on which a defect may fall.
The Poisson model assumes that the distribution of faults is random and the occurrence
of a fault at any location is independent of the occurrence of any other fault. For a given
µ, the averaged number of fault per die, the probability that a chip contains k faults can
be computed from the Poisson distribution
Pk =
e−µµk
k!
, k = 0, 1, . . . . (3.7)
Thus the Poisson yield is
YPoisson = P0 = e−µ = e−AcD0 . (3.8)
The Poisson yield model tends to underestimate the yield because of the assumption of
random defects. The defects in ICs are known to cluster, which causes variations in the
defect density. In order to take into account defect density variation, compound Poisson
yield models were introduced. In the compound Poisson yield models, the defect density is
not a constant, instead is a random variable with pdf f(D) . The compound Poisson yield
is defined as
Y =
∫ ∞
0
e−AcDf(D)dD. (3.9)
Different compound Poisson yield models are variants with different defect density distri-
butions. Table 3.1 summarizes three compound Poisson yield models based on different
assumptions about the defect density distribution. One of the most widely used compound
Poisson yield models is the negative binomial model, which assumes a gamma defect density
distribution, i.e.,
f(D) =
1
Γ(α)βα
Dα−1e−D/β. (3.10)
The probability that one chip contains k faults follows the negative binomial distribution
Pk =
∫ ∞
0
e−AcD(AcD)k
k!
Dα−1e−D/β
βαΓ(α)
dD =
Γ(α+ k)(Acβ)k
k!Γ(α)(1 +Acβ)α+k
. (3.11)
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Table 3.1: Compound Poisson yield models.
Name f(D) Y
Seed’s Model e
−D/D0
D0
Y = 11+AcD0
Murphy’s Model
{
D/D20, 0 ≤ D ≤ D0
(2D0 −D)/D20, D0 ≤ D ≤ 2D0
(
1−e−AcD0
AcD0
)2
Negative Binomial Model Gamma(α,β)
(
1 + AcD0α
)−α
The negative binomial yield is
Ynb = P0 = (1 +Acβ)−α =
(
1 +
AcD0
α
)−α
. (3.12)
The clustering factor α determines the degree of clustering. The smaller the α, the higher
the degree of clustering is. If α goes to∞, the negative binomial yield model gives the same
result as the Poisson yield model.
Given the wafer map data, we can count the number of defects on each die, ni, i =
1, . . . ,M , whereM is the total number of dies on the wafer. Denote λ the expected number
of defects per die. The maximum likelihood estimate for λ is
λˆ =
1
M
M∑
i=1
ni. (3.13)
The Poisson model estimates the yield as
YˆPoisson = exp(−λˆΦ) (3.14)
In the negative binomial yield model, the clustering factor α is given by [61]
α =
λ2
V arN − λ, (3.15)
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whereN is the random variable denoting the number of defects on each die. Since ̂V ar(N) =
1
M−1
∑M
i=1(ni − λˆ)2 , the clustering factor α can be estimated by
αˆ =
λˆ2
̂V ar(N)− λˆ
. (3.16)
The negative binomial model estimates the yield as
Yˆnb =
(
1 +
Φλˆ
αˆ
)−αˆ
. (3.17)
For all the yield models, we need to find out the fault probability Φ, which depends
on the critical area Ac. Kuo et al. [35] described how to derive the critical areas for some
simple cases. For example, the critical area for a defect that may cause open or short
failure of multiple parallel conductive lines can be easily calculated. However, extraction
of the critical areas for large commercial devices using traditional methods is very time
consuming as it requires very complex processing of the layout. The recent development of
survey sampling based critical area estimation has been able to overcome this problem. The
sampling method consists of generating a large number of small random layout samples from
the IC layout, from which the critical area is extracted. The results from these samples,
which for large devices can be less than 1% of the layout, are used to estimate the critical
area of the whole device [2]. In our study, we will simply assume some values of the fault
probability.
3.2 Model-based clustering model
Hwang et al. [31] developed a yield modeling approach based on the spatial nonhomogeneous
Poisson process, which can model the spatial distribution of defects. Other than modeling
the spatial defect pattern, their model has an advantage of defect clustering. Clustering is
a procedure that categorizes defects into meaningful subgroups. By classifying and summa-
rizing the defect clusters from different sources, the process variations can be detected and
removed.
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The defect pattern on a wafer is considered as a realization of a spatial nonhomoge-
neous Poisson process. The properties of the spatial nonhomogeneous Poisson process are
described by its intensity function δ(x), which governs the likelihood of an observation
occurring at a location x. Consider the spatial nonhomogeneous Poisson process that de-
scribes the spatial defect distribution on a wafer surface D ∈ R2, {N(D) : |D| > 0}, where
N(D) is the number of defects on D. The intensity function at the location x is defined
as [21]
δ(x) = lim
|dx|→0
E[N(dx)]
|dx| , (3.18)
where E[N(dx)] is the expected number of defects on an infinitesimal region around x, dx.
In order to model different sources of the defect generation mechanisms in an intensity
function, the model takes the advantage of the additivity of the intensity function. If we
define δk to be the intensity function of the kth defect source, then the overall intensity
function is
δ(x) =
G∑
k=1
δk(x), (3.19)
where G is the number of different sources of defects. Estimating the individual intensity
function of each defect generation mechanism can be accomplished by a method called
model-based clustering, which has been discussed in Chapter 2.
The distribution of the local defects is modeled by
f(x|θ) =
G∑
k=1
pk[fk,MV N (x|µk,Σk)uk × fk,PC(x|νk, σk)1−uk ]. (3.20)
In this mixture distribution, we model the local defect clusters with amorphous/linear pat-
terns and curvilinear patterns with the multivariate normal distributions and the principal
curves, respectively. The pattern identification parameter uk satisfies
uk =
 1 if the k
th cluster has an amorphous or a linear pattern,
0 if the kth cluster has a curvilinear pattern.
Since different defect generation mechanisms create defects in different clusters, The mix-
ture distribution (3.20) can model the local defects generated by G different sources. The
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yield models developed by Hwang et al. [31] only considered defect clusters with amorphous
patterns, that is, they modeled all the local defect clusters by multivariate normal distribu-
tions. In our study, we extend their approach by including curvilinear defect clusters.
Chapter 2 presented the algorithm for estimating the model parameters and determining
the number of clusters. With those estimations, we can estimate the intensity function
corresponding to each defect generation source by
δˆk(x) = wˆkfk(x|θˆk), (3.21)
where
fk(x|θˆk) = fk,MV N (x|µˆk, Σˆk)uˆk × fk,PC(x|νˆk, σˆk)1−uˆk ,
wˆk =
nˆk∫
D fk(x|θˆk)dx
,
and nˆk is the number of defects in the kth cluster for k = 1, . . . , Gˆ.
The total intensity function combining all the local defect sources is
δˆ(x) =
Gˆ∑
k=1
δˆk(x),
and the expected number of defects on the ith chip region Ai is
Λˆi =
∫
Ai
δˆ(x)dx.
The yield estimated by the model-based clustering model is
YˆMBC =
1
M
M∑
i=1
exp(−ΦΛˆi). (3.22)
Noted that the number of local defects on the ith chip region is assumed to be Poisson
distributed with mean Λˆi, i = 1, . . . ,M .
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3.3 Zero-inflated regression models
In this section we will discuss two yield models based on modeling the spatial variations of
the defect counts, i.e. the zero-inflated Poisson (ZIP) regression model and the zero-inflated
negative binomial (ZINB) regression model. The ZIP and ZINB models have been widely
applied to analyze count data with extra zeros. Lewsey and Thomson [42] applied the
ZIP and ZINB models to study dental data. Martin et al. [49] used the ZIP and ZINB to
improve ecological inference. Lambert [40] modeled the defects in manufacturing using the
ZIP model. Bae et al. [3] introduced the ZIP to estimate the yield of ICs manufacturing.
Assume that M chips are fabricated on a wafer and Ni defects are observed within mu-
tually exclusive chip region Ai, i = 1, . . . ,M . Bae et al. [3] proposed three yield models, the
Poisson regression model, the negative binomial regression model, and the ZIP regression
model, to describe the spatial variations of the defect counts by locations. Their results
showed that the ZIP model provides the more accurate yield estimation than the Poisson
regression model and the negative binomial regression model. As a result of defect clus-
tering, there are many chips with zero observed defects. The Poisson regression or the
negative binomial regression model may not adequately account for clustered defect counts
data with excessively many zero-defective chips. The ZIP model allows us to model the
large frequency of extra zeros explicitly, hence improves the accuracy for yield estimation.
The Poisson regression model assumes that the number of defects for the ith chip follows
a Poisson distribution with mean Λi, for i = 1, . . . ,M , i.e.,
P (Ni = k) =
e−ΛiΛki
k!
, k = 1, 2, . . . . (3.23)
We assume Λi = exp(f(xi)′β), where f(xi) denotes covariate vectors evaluated at the ith
chip location xi; β is unknown coefficient vector including an intercept term. The inclusion
of spatial coordinates as covariates allow us to take account of the spatial variations of the
defect counts data.
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The negative binomial regression model assumes that the number of defects for the ith
chip follows a negative binomial distribution, i.e.,
P (Ni = k) =
Γ(k + α)
Γ(k + 1)Γ(α)
ααΛki
(α+ Λi)k+α
. (3.24)
It is well known that negative binomial models are much more flexible than the Poisson
models in their ability to accommodate overdispersion. The inverse of the cluster parameter
α, ζ is referred to as dispersion parameter [3]. Note that if we let Λi in models (3.23) and
(3.24) be constant for all the chips, the Poisson regression model and the negative regression
model become the traditional Poisson yield model and negative binomial model, respectively.
In some occasions, the count data may not follow the traditional Poisson and in par-
ticular they are zero-inflated. Extra dispersion appears as the number of observed zeros
exceeding the number of expected zeros under the Poisson or even the negative binomial
distribution assumptions. In recent years, there has been considerable interest in using the
zero-inflated Poisson distribution to model discrete count data in order to allow for the
presence of excess zeros. ZIP models were considered as a mixture of a zero point mass
and a Poisson distribution. Consider a discrete non-negative random variable Y with zero-
inflated distribution, where p and λ denote, respectively, the proportion of structural zeros
and the mean parameter in the “Poisson” part:
P (Y = 0) = p+ (1− p) exp(−λ) (3.25)
P (Y = k) = (1− p) e−λλkk! , k = 1, 2, . . . . (3.26)
Herein, 0 < p < 1, so the extra zeros in the data are explicitly modeled. The zero-inflated
Poisson distribution can be extended to accommodate spatial coordinates as covariates
in a regression setting. Assume the defect counts Ni, i = 1, . . . ,M follow the following
probability distribution
P (Ni = 0) = pi + (1− pi) exp(−Λi) (3.27)
P (Ni = k) = (1− pi) e
−ΛiΛki
k! , k = 1, 2, . . . (3.28)
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for 0 ≤ pi ≤ 1. We assume that log(Λi) = f(xi)′β and logit(pi) = g(xi)′γ, where
f(xi) and g(xi) denote covariate vectors evaluated at the ith chip location xi, β and
γ are unknown coefficient vectors including intercept terms. The covariate vector con-
sists of {r, cosφ, sinφ, r cosφ, r sinφ}. The first three represent distance (r) and directional
(cosφ, sinφ) effects and the other two are distance-directional correlation effects.
Given the observations, ni, i = 1, . . . ,M , the maximum likelihood estimates of the
regression parameters (βˆ, γˆ) can be obtained by maximizing the log-likelihood function
`(β,γ;n) =
∑M
i=1{− log[1 + exp(g(xi)′γ)] + ui log[exp(g(xi)′γ) + exp(− exp(f(xi)′β))]
+(1− ui)[nif(xi)′β − exp(f(xi)′β)− log(ni!)]},
where ui is an indicator such that ui = 1 if ni = 0 and ui = 0 otherwise. The yield estimated
by ZIP regression model is
YˆZIP =
1
M
M∑
i=1
(
pˆi + (1− pˆi) exp(ΦΛˆi)
)
, (3.29)
where
Λˆi = exp(f(xi)′βˆ),
and
pˆi =
exp(g(xi)′γˆ)
1 + exp(g(xi)′γˆ)
.
The zero-inflated negative binomial regression model is a generalization of the ZIP re-
gression model to account for over dispersion in the Poisson part of the ZIP model. the
ZINB distribution has the following probability mass function form
P (Ni = 0) = pi + (1− pi)
(
1 + Λiα
)−α
(3.30)
P (Ni = k) = (1− pi) Γ(k+α)Γ(k+1)Γ(α)
ααΛki
(α+Λi)k+α
, k = 1, 2, . . . (3.31)
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where we also assume log(Λi) = f(xi)′β and logit(pi) = g(xi)′γ. The ZINB regression
model estimates the yield as
YˆZINB =
1
M
M∑
i=1
pˆi + (1− pˆi)(1 + ΦΛˆi
αˆ
)−αˆ (3.32)
For testing whether there are too many observed zeros in the data, a score test was
proposed by Van de Broek [65]. The score statistic is defined as
S(βˆ) =
(∑M
i=1(INi=0 − pˆ0i)/pˆ0i
)2
(∑M
i=1(1− pˆ0i)/pˆ0i
)2 −MN¯ . (3.33)
Herein N¯ is the average of the count observations; pˆ0i = Pˆ (Ni = 0) = exp(−Λˆi), where
Λˆi, i = 1, . . . ,M are estimated according to the Poisson regression model (3.23). This
statistic was shown to follow an asymptotic chi-square distribution with 1 degree of freedom.
In assessing the performance of the models and for model selection, different zero-inflated
models are compared by means of Akaike’s information criteria (AIC) and Bayesian infor-
mation criterion (BIC) [69]. In general, the smaller is the AIC and BIC, the better is the
model. The AIC and BIC are defined as follows:
AIC = −2log likelihood + 2k, (3.34)
BIC = −2log likelihood + k log(n), (3.35)
where k =number of parameters and n =number of observations.
In this study, we analyze the yield losses due to the global defects and the local defects
separately. Let us use the superscripts G, L, and T to identify the yield considering only the
global defects, the yield considering only the local defects, and the overall yield, respectively.
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Take the ZINB yield model as an example, Yˆ GZINB, Yˆ
L
ZINB, and Yˆ
T
ZINB are calculated by
Yˆ GZINB =
1
M
∑M
i=1
(
pˆGi + (1− pˆGi )
(
1 + ΦΛˆ
G
i
αˆG
)−αˆG)
,
Yˆ LZINB =
1
M
∑M
i=1
(
pˆLi + (1− pˆLi )
(
1 + ΦΛˆ
L
i
αˆL
)−αˆL)
,
Yˆ TZINB =
1
M
∑M
i=1
(
pˆGi + (1− pˆGi )
(
1 + ΦΛˆ
G
i
αˆG
)−αˆG)
×
×
(
pˆLi + (1− pˆLi )
(
1 + ΦΛˆ
L
i
αˆL
)−αˆL)
. (3.36)
The ZIP model calculates Yˆ GZIP , Yˆ
L
ZIP and Yˆ
T
ZIP in a similar manner.
3.4 Practical example
In this section, we apply the yield models described above to estimate the yield of a real
wafer map. The diameter of the wafer is 200 mm. The wafer has 473 dies with a die size of
15.22 mm × 3.48 mm. Figure 3.1(a) shows all the defects detected by KLA defect detection
equipment. There are clustered defect regions at the top portion of the wafer. Figures 3.1(b)
and 3.1(c) plot the global defects and the local defects, respectively, separated by the 4th
NN defect denoising technique. The local defects are further analyzed by the model-based
clustering algorithm and three curvilinear defect clusters are identified. The local defect
patterns are shown in Figure 3.1(d).
Figure 3.2 presents the global and the local defect counts. 74 out of the 473 dies contain
defects. 46 dies have global defects, and 30 dies have local defects.
Table 3.2 presents the spatial modeling of the defect counts using the models described
in Section 3. The ZIP/ZINB regression is performed using the zicounts R package available
at http://cran.r-project.org/src/contrib/Descriptions/zicounts.html.
Table 3.3 summarizes the yields estimated by the different yield models and compares
them to the observed yields. We assume two different fault probabilities: Φ = 1 and Φ = 0.5.
The total yield estimated by the convention Poisson model is Yˆ TPoisson = Yˆ
G
Poisson× Yˆ LPoisson.
The total yields of the ZIP and the ZINB models are calculated in the way illustrated by
Eqs. (3.36). However, it is difficult to calculate Yˆ Tnb based on Yˆ
G
nb and Yˆ
L
nb using the negative
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(a) (b)
(c) (d)
Figure 3.1: Practical example: (a) all defects; (b) global defects; (c) local defects; (d) local
defect patterns.
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(a)
(b)
Figure 3.2: Defect counts for the practical example: (a) global defect counts; (b) local defect
counts.
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Table 3.2: Estimates of model parameters.
Model Estimates of model parameters
Poisson λˆG = 0.129
λˆL = 0.161
λˆG = 0.129
Negative αˆG = 0.259
binomial λˆL = 0.161
αˆL = 0.074
log ΛˆGi = −2.179 + 0.140ri cosφi + 0.113ri sinφi + 0.176ri + 0.907 sinφi − 0.580 cosφi
ZIP logitpˆGi = −1.301− 0.039ri cosφi + 0.224ri sinφi − 0.008ri + 3.507 sinφi + 1.403 cosφi
log ΛˆLi = −8.866 + 0.406ri cosφi − 0.977ri sinφi + 0.410ri + 15.322 sinφi − 4.552 cosφi
logitpˆLi = 6.959− 0.573ri cosφi + 4.969ri sinφi − 5.386ri + 2.098 sinφi − 1.446 cosφi
log ΛˆGi = −3.179 + 0.210ri cosφi + 0.258ri sinφi + 0.278ri − 0.471 sinφi − 1.174 cosφi
logitpˆGi = −18.670− 0.106ri cosφi − 1.604ri sinφi + 2.058ri + 18.87 sinφi + 2.782 cosφi
ZINB αˆG = 0.830
log ΛˆLi = −9.835 + 0.496ri cosφi − 1.068ri sinφi + 0.437ri + 16.757 sinφi − 5.441 cosφi
logitpˆLi = 89.968− 7.025ri cosφi + 71.526ri sinφi − 80.047ri + 51.080 sinφi − 12.906 cosφi
αˆL = 0.683
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Table 3.3: Summary of yield estimation.
Fault Model Yield, Y
Probability, Φ Global, Y G Local, Y L Total, Y T
Observed 0.903 0.937 0.844
Poisson 0.879 0.852 0.749
1 Negative Binomial 0.901 0.918 (0.831)
ZIP 0.897 0.923 0.829
ZINB 0.902 0.935 0.845
MBC na 0.913 na
Observed 0.945 0.956 0.903
Poisson 0.938 0.923 0.865
0.5 Negative Binomial 0.944 0.947 (0.895)
ZIP 0.943 0.949 0.895
ZINB 0.945 0.955 0.901
MBC na 0.949 na
binomial model because it is hard to incorporate the defect density distributions from
different sources in the compound Poisson yield models. Therefore, The total yield estimated
by the negative binomial model is calculated by considering all the defects at the same time.
The conventional Poisson model always underestimates the yield, especially the yield
due to the local defects because the local defects are highly clustered. The negative binomial
model performs better than the Poisson model. The negative binomial model provides very
accurate estimation for the yield due to the global defects, while the negative binomial
model still significantly underestimates the yield due to the local defects. This is because
there are a large number of zero-defective dies resulted from the local defect clustering.
The two zero-inflated models further improve the yield estimation by allocating additional
probability at zero. The ZINB model has higher accuracy than the ZIP model. This
indicates that even after accounting for the extra zeros in the data, the remainder of the
data is still too over-dispersed to be considered as a Poisson distribution [42].
The score statistic (3.33) of testing whether there are two many zeros for the Poisson
distribution is given by 35.77 and 141.64 (p-value ¿ 0.0001) for the global defects and the
local defects, respectively, which provides evidence that the observed zeros exceeds the zeros
limit of the Poisson distribution.
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Table 3.4: Comparison of ZIP and ZINB regression models.
Global defects Global defects
Model AIC BIC AIC BIC
ZINB 367.3 421.4 223.2 277.3
ZIP 368.3 418.2 238.5 288.4
Table 3.4 compares the AIC and BIC of the two zero-inflated regression models. For the
local defects, both the AIC and BIC indicate that the ZINB model is better than the ZIP
model. For the global defects, the AIC indicates that ZINB is better, while BIC suggests
that ZIP is better.
The MBC model is used to estimate the yield considering only the local defects. It
performs better than the conventional Poisson model, but worse than the ZINB model
because it still assumes that the number of defects on each die follows a Poisson distribution.
However, a major advantage of this model is that it not only gives yield estimation, but
also provides information about the causes of the yield loss.
3.5 Summary
In this chapter, we estimate the yield of the ICs manufacturing considering the global
defects and the local defects separately, via modeling the spatial characteristics of the
defects on a wafer. Analyzing the defects from different sources separately not only tell us
the yield losses due to different causes but also speed up the process for finding and removing
those causes. Five different yield models are compared. Two conventional models, i.e., the
Poisson model and the negative binomial model, do not consider the spatial characteristics
of the defects. Three advanced models, the zero-inflated Poisson regression model, the
zero-inflated negative binomial regression model, and the model-based clustering model,
explicitly consider the spatial characteristics of the defects (or the defect counts). The zero-
inflated negative binomial regression model gives the most accurate yield estimation, while
the model-based clustering model provides the most information for yield improvement.
In general, yield prediction by capturing spatial features of the defects on the wafers can
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be greatly improved over conventional approaches that ignore spatial characteristics of the
defects.
50
Chapter 4
Breakdown Mechanisms of High-k
Gate Dielectrics †
The success of the semiconductor industry is largely due to the existence of the gate oxide,
SiO2. A thin film of SiO2 forms the insulating layer between the control gate and the
conducting channel of a metal-oxide-semiconductor field effect transistor (MOSFET). The
reliability of SiO2, i.e., the probability of a SiO2 film retaining its insulating property under
a high electric field for many years, has been the subject of numerous publications.
In the last three decades, the aggressive scaling of microelectronics for better perfor-
mance and higher density has maintained an unprecedented pace. Miniaturizing the di-
mensions and the isolation region of devices is more challenging than ever before as the
integration level on a single chip goes to ultra-large scale [68]. However, because of perfor-
mance considerations and non-scalable parameters such as threshold voltage, the scaling of
gate voltage lags behind the scaling of oxide thickness. This raises serious concerns as to
whether ultra-thin gate oxides can function properly and reliably.
There are reasons to believe that the scaling of oxide thickness is not unlimited. For
gate oxide films of less than 1.2 nm, there exists a large leakage current, caused by the direct
tunnelling of electrons through the thin layer of SiO2. This results not only in power loss,
†Reused with permission from Wen Luo, Tao Yuan, Yue Kuo, Jiang Lu, Jiong Yan, and Way Kuo,
Applied Physics Letters, 88, 202904 (2006). Copyright 2006, American Institute of Physics. Reused with
permission from Wen Luo, Tao Yuan, Yue Kuo, Jiang Lu, Jiong Yan, and Way Kuo, Applied Physics Letters,
89, 072901 (2006). Copyright 2006, American Institute of Physics.
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but also interferes with the proper function of a MOSFET. Scaling can also be limited by
processing issues like poor wafer uniformity, the difficulty of SiO2 growth control, and the
threshold voltage shift caused by boron diffusion from the p+-gate into the silicon substrate.
In the past, the fabrication of a reliable gate oxide boiled down to sufficiently control-
ling the processing conditions and lowering the contamination levels to exclude extrinsic
failure modes. The intrinsic quality of gate oxides never posed a serious reliability threat
under typical operating conditions. But as the oxide thickness decreases, the exponentially
increasing tunnelling current can damage the film much faster. Ultra-thin gate oxides may
not have sufficient reliability for 10 years of operation [18]. As the intrinsic reliability lim-
its are approached, one solution to the problem is to replace SiO2 with high-k dielectric
materials so that the effect of direct tunnelling can be avoided.
4.1 MOSFET and MOS capacitor
The schematic structure of a MOSFET is shown in Figure 4.1. The metal gate electrode
is separated from the silicon substrate by the insulating layer of SiO2. Voltage bias on the
gate controls the current flow in the underlying semiconductor region by either creating or
eliminating a conducting channel. Working as the switch of a MOSFET, the performance
of the gate oxide is crucial to the proper functioning of the transistor. A simple way to
test gate oxide is to put it in a metal-oxide-semiconductor (MOS) capacitor, as shown in
Figure 4.2. The metal and the semiconductor correspond to the gate electrode and the
silicon substrate, respectively.
With a gate size of A and a film thickness of d, the capacitance C is calculated as
C = ²o²r
A
d
,
where ²o is the dielectric constant of the vacuum; and ²r is the relative dielectric constant
of a particular material with respect to the vacuum. For SiO2, ²r = 3.9.
A shorter channel is desirable in a transistor for better performance and higher inte-
gration [62]. Accordingly, oxide thickness should be reduced for the transistor to function
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Figure 4.1: Schematic structure of a MOSFET
Figure 4.2: Schematic structure of a MOS capacitor
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properly. This causes problems, such as direct tunnelling and insufficient intrinsic reliabil-
ity, and limits further device scaling. In order to have a physically thicker film but also
maintain the capacitance, the use of dielectric materials with a large value of ²r is the only
solution.
4.2 High-k dielectric materials
The serious function and reliability problems caused by further reducing oxide thickness
can be avoided by replacing SiO2 with high-k dielectric materials, whose relative dielectric
constant ²r is in the range of 8 ∼ 100.∗ The benefit of large ²r is that relatively thicker
dielectric films can be used without sacrificing film capacitance. Hence, the constraints on
scaling set by high tunnelling current, poor film uniformity, and insufficient reliability can
be relaxed. For this reason, high-k dielectrics are considered as the potential candidates for
gate insulators for future generations of transistors [67].
Although high-k dielectrics have some deficiencies in material and electric properties,
many promising results have been achieved with their use. Difficulties still exist in merging
them into current semiconductor manufacturing technology [67]. The most commonly stud-
ied high-k dielectrics have been metal oxides, such as tantalum oxide (TaOx), zirconium
oxide (ZrOx), and hafnium oxide (HfOx). Among them, hafnium oxide (HfOx) is the most
promising high-k material. There are plenty of encouraging results to warrant further stud-
ies on these materials. However, more research is necessary to characterize their reliability
properties for a complete assessment of their potential as candidates to replace SiO2.
Doping HfOx with another metal, such as zirconium, can decrease the leakage and in-
crease the k value of HfOx films [63]. It has been shown that HfOx with appropriate amount
of doped Zr demonstrates improved electrical properties compared to pure HfOx [38]. A
high-quality interfacial layer between the Si substrate and high-k film is important to the
properties of ultra-thin gate dielectrics [39]. However, failure mode and degradation mech-
anism of this kind of stacked structure might be different from that of single-layer high-k
films. It is observed that, besides one single jump of leakage current at breakdown, there
∗The value of k equals ²r
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could be two separate jumps when a Zr-doped hafnium oxide film with an artificially inserted
SiO2 layer is stressed under gate injection condition. This two-step breakdown phenomenon
of high-k stacks has not been discussed in details in the literature and the current study is
intended to investigate why and how it happens.
4.3 Samples
Sample MOS capacitors are fabricated and tested in the Thin Film Nano & Microelectronics
Research Lab, Texas A&M University, College Station. The sample capacitors have the
structure of metal gate/gate dielectric/p-Si or metal gate/gate dielectric/interfacial layer/p-
Si (a gate dielectric film, with or without an interfacial layer, between metal gate electrode
and p-type silicon substrate). Table 4.1 describes structures, fabrication conditions, and
properties of the MOS capacitors of this study. The ZrHfO of stacks #2-3 and the HfTaO
of stack #4 denote Zr-doped HfOx and Hf-doped TaOy high-k films, respectively. The high-
k films were co-sputter deposited, i.e., using Hf and Zr targets for ZrHfO film and Ta and
Hf targets for HfTaO film, in O2/Ar at 5 mTorr. TiN was sputter-deposited from Ti target
in N2/Ar at 5 mTorr. The SiO2 film of stacks #1-3 was thermally grown [52]. Although no
interfacial layer was intentionally deposited in stack #4, a silicate layer between HfTaO and
silicon substrate was formed after deposition and annealing steps. Transmission electron
microscope analysis shows physical thicknesses of the ZrHfO layer and the interfacial layer
(1 nm SiO2 originally) of stack #3 are 2.0 nm and 1.8 nm, respectively; physical thicknesses
of the HfTaO layer and the interfacial silicate layer of stack #4 are 3.0 nm and 2.0 nm,
respectively.
The MOS capacitors are tested at room temperature in a black box to avoid disturbance
from light and noise. Current versus voltage (IV) characteristics and failure times are
collected with Agilent 4155C semiconductor parameter analyzer. The 4155C parameter
analyzer is connected to a desktop computer for automatic control of the measurements and
data acquisition. All tests are programmed in LabVIEW 7.0, virtual instrument software
developed by National Instruments.
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Table 4.1: Gate Stack Structures, Fabrication Conditions, and Capacitor Properties.
Gate Stack Sputtering PDAa PMAb EOTc Gate Size
Power (W) (◦C)/gas (◦C)/gas (nm) (10−5 cm−2)
#1 TiN/2 nm SiO2/p-Si − − 350/H2-N2 2.0 2.12
#2 TiN/ZrHfO/2 nm SiO2/p-Si 24 Zr, 60 Hf 700/O2-N2 350/H2-N2 2.5 2.12
#3 TiN/ZrHfO/1 nm SiO2/p-Si 24 Zr, 60 Hf 700/O2-N2 350/H2-N2 1.8 2.12
#4 Al/HfTaO/p-Si 20 Hf, 100 Ta 700/O2 300/H2-N2 1.9 30
aPost Deposition Annealing Temperature
bPost Metal Annealing Temperature
cEquivalent Oxide Thickness
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4.4 Breakdown modes
Testing methods that have been used to characterize the reliability of gate dielectric films
can be categorized according to the stress mode applied to the structure. Commonly used
methods include the ramped voltage stress (RVS) test, the constant voltage stress (CVS)
test, and the constant current stress (CCS) test [24].
A RVS test applies a voltage, which linearly increases in time on the gate electrode.
Very often a staircase voltage, like the one shown in Figure 4.3, is used instead. Leakage
current passing through the dielectric film is monitored at each step and plotted in a leakage
current verse voltage (IV) curve. The occurrence of a breakdown is detected according to a
leakage current criterion, such as a sudden increase of leakage current in consecutive current
readings. A CVS test applies a constant voltage to the test structure, while the leakage
current flowing through the dielectric film is plotted against time. The CVS test is used to
measure the time-to-breakdown and to predict the lifetime under the operation conditions.
Breakdown is detected if the leakage current is larger than a pre-specified threshold or
according to some criterion of change in the leakage current. In a CCS test, a constant
amount of current density is injected into the gate electrode while the voltage evolution
over time is displayed through a voltage versus time curve. Breakdown is detected if a
sudden drop of voltage occurs between two consecutive voltage readings. The CCS test is
usually used to measure charge-to-breakdown and, in some cases, the time-to-breakdown
as well [45]. In our study, we apply the RVS test and the CVS test to identify breakdown
modes of the high-k gate dielectric films.
Figure 4.4(a) shows representative IV curves of stack #3 under RVS test with negative
gate bias [48]. Some of the breakdowns are in the form of single, abrupt jump of gate
current, while others demonstrate as a small jump followed by a large one. The former
is referred to as one-step breakdown and the latter as two-step breakdown. Figure 4.4(b)
shows typical time-dependent dielectric breakdowns (TDDB) at room temperature under a
CVS test with constant gate bias of -3 V [48]. There are three TDDB failure modes, single-
jump hard breakdown, noise behavior followed by a hard breakdown, and hard breakdown
after a small jump and fluctuation of current trace. Thus, the TDDB is considered to be
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Figure 4.3: Voltage profile of a staircase ramped voltage stress test [45].
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(a)
(b)
Figure 4.4: One-step and two-step breakdown modes of stack #3 under gate injection:
(a) representative IV characteristics; (b) representative TDDB characteristics [48].
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Figure 4.5: Ramp-relax test [46].
either one step (hard breakdown) or two steps (soft breakdown before hard breakdown) as
well. The cause of this unique two-step breakdown phenomenon and its connection with
stack structure are to be discussed in the rest of this chapter.
4.5 Ramp-relax test
A ramp-relax test is specially designed to monitor polarization/relaxation of the high-k
dielectrics stacks [46]. During the ramp-relax test, a negative ramping voltage, Vramp, was
applied to the gate. After each ramp step, the bias voltage was switched to a very low
monitor voltage, Vm for half a second during which the monitor current Jm was measured.
For comparison purpose, Jm was measured at three voltage levels, Vm = - 0.01 V, 0 V, and
+ 0.01 V, but only one of them was used on a particular capacitor. Compared to the high
ramping voltage, these low voltages do not cause significant charging or discharging in the
dielectric stacks. The gate leakage current, Jramp induced by Vramp has the negative sign in
the test setting. The discharge current due to dielectric relaxation and electron detrapping
has positive sign when the gate bias is switched from Vramp to Vm. Figure 4.5 shows the
voltage profile of the ramp-relax test.
The relaxation phenomenon is the recovery of strain on the removal of a stress. Dielectric
relaxation is a bulk-related phenomenon, which causes relaxation current following the
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direction of dV . When an external field is applied across a film, it separates the bound
charges inside the film, which causes polarization of the dielectric and a compensating
internal field [53]. When the external field is released, the internal bound charges are
neutralized by hopping of free charges, but a remnant polarization and an internal field still
remain in the film. Dielectric relaxation is a prominent phenomenon in high-k dielectric
films and the relaxation current in high-k films can be observed and measured easily [46].
The existence of relaxation current indicates that the high-k film maintains its integrity
after being stressed [46].
4.6 Dielectric relaxation in connection with breakdown of
gate stacks
Figures 4.6 and 4.7 show the ramp-relax test results on stacks #1 and #2, respectively [47].
The occurrence of breakdown can be identified with the sudden jump of Jramp in Fig-
ures 4.6(a) and 4.7(a). Regardless of the level of Vm, Jm also jumps abruptly at the
moment of breakdown. However, there are major differences in the pre-breakdown Jm’s
of the two stacks. In Figure 4.6(a), the magnitude of Jm at 0 V is much smaller than that
of Jm at +/− 0.01 V, whereas in Figure 4.7(a), the three Jm’s are almost the same. In
Figure 4.6(b), the sign of Jm is the same as that of the leakage current. In Figure 4.7(b),
all three Jm’s have the positive sign of the relaxation current. Therefore, Jm of stack #1 is
not contributed by electron detrapping, whereas Jm of stack #2 is mainly from relaxation
current. Jm of stack #1 remains almost constant at one Vm because leakage current does
not change if the bias voltage is constant; Jm’s of stack #2 increase gradually with Vramp
for the reason that dielectric polarization and charge trapping become prominent as Vramp
steps up. Therefore, stack #2 shows the relaxation behavior before breakdown while stack
#1 does not. This distinction originates from the ZrHfO layer above the SiO2 layer in #2.
At the moment of breakdown, Jm of stack #1 jumps from a pre-breakdown leakage current
to a post-breakdown leakage current in the same direction. whereas Jm of stack #2 changes
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Figure 4.6: Ramp-relax test result on stack #1, TiN/2 nm SiO2/p-Si [47].
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Figure 4.7: Ramp-relax test result on stack #2, TiN/ZrHfO/2 nm SiO2/p-Si [47].
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from a positive relaxation current to a negative post-breakdown leakage current.
The relaxation behavior of a double-layer stack can provide information on whether the
bulk high-k layer or the interfacial layer breaks down first. When the gate stack is examined
under the ramp-relax condition, there are two possible failure modes, i.e., one-step or two-
step breakdown. If the power dissipation right after the initial breakdown of the relatively
weak layer is sufficiently large, the remaining layer fails right away subsequently. This leads
to the one-step breakdown, in which case Jramp and Jm jump abruptly once and at the
same instance, as shown in Figure 4.7. On the other hand, if after the breakdown of the
weak layer, the remaining layer can withstand a larger voltage drop until it finally collapses,
Jramp in the Jramp vs. Vramp curve jumps twice, i.e., once at the breakdown of each layer, as
demonstrated by stacks #3 and #4 in Figure 4.8 [47]. However, the jump of Jm occurs only
once. For stack #3, Jm changes at the second jump of Jramp; for stack #4, Jm changes at
the first jump of Jramp. The Jm of stack #3 jumps up while that of stack #4 drops down.
The magnitude of post-breakdown leakage current Jm is determined by the resistance of
breakdown path that includes the bulk high-k dielectric and its junction with the substrate.
The small magnitude of the post-breakdown Jm of #4 is due to the high resistance at the
junction with the p-type substrate, which has a lower dopant concentration of 1014 cm−3
compared to 1018 cm−3 of stack #3’s substrate.
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Figure 4.8: Two-step breakdown mode of stack #3, TiN/ZrHfO/1 nm SiO2/p-Si, and stack
#4, Al/HfTaO /silicate/p-Si, in ramp-relax tests [47].
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4.7 Summary
Since dielectric polarization/relaxation and charge trapping/detrapping are unique charac-
teristics of high-k material, the existence of the relaxation current indicates the dielectric’s
integrity and the lack of the relaxation current means the gate stack’s breakdown. There-
fore, the failure of #3 is initiated from the interfacial layer’s breakdown while the failure of
#4 is initiated from the bulk high-k’s breakdown. In the case of stack #3, the interfacial
layer degrades quickly under the biased condition due to interface state generation and
positive charge trapping within the layer and at its interface with ZrHfO; electron trapping
takes place in the bulk of ZrHfO at the same time, but does not cause much damage [48].
When stack #4 is stressed under a high bias condition, new traps are created in HfTaO
and induce hole trapping near the gate side; there is negligible interface state generation
but a significant negative shift, indicating positive charges trapped. This behavior can
be explained by the existence of H at the interface near the substrate after forming gas
annealing [28]. Once liberated at the anode by injected electrons, H can be transported
through the gate dielectric, resulting in the generation of positive charge centers close to
the silicon/silicate interface and generation of neutral traps in the HfTaO layer.
There are two possible reasons that the high-k and interfacial layers of #3 and #4
fail in reverse orders. First, the physical thicknesses of #4’s high-k and interfacial layers
are larger than #3’s corresponding layers (3.0 nm and 2.0 nm vs. 2.0 nm and 1.8 nm),
although the two stacks have almost the same EOTs (1.9 nm vs. 1.8 nm). The difference
in physical thickness should be the main reason that #4 has a higher breakdown voltage
than #3. While trap generation takes place in the bulk high-k layer of #4 under a high
bias voltage, this does not occur on #3 because it breaks down at a lower ramp voltage.
Secondly, compositions of the two interfacial layers are different. The interfacial layer
of #3 starts with the thermally grown SiO2 and is likely to be SiOx after the complete
capacitor is fabricated [52]. However, the interfacial layer of #4 is a type of silicate [44].
Because silicate has a larger dielectric constant than SiOx, a relatively small voltage drop
is distributed on #4’s interfacial layer [43]. This means #4’s high-k layer holds against a
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relatively large portion of the voltage bias. Therefore, the bulk high-k layer degrades faster
than the interfacial layer.
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Chapter 5
Hazard Rate Function of Gate
Dielectrics Breakdown
This chapter studies the hazard rate function for the time-dependent dielectric breakdown
of gate dielectrics. Time-to-breakdown data are simulated from a lifetime distribution that
considers the physical nature of the breakdown mechanisms. The bathtub-shaped hazard
rate function is observed. A Bayesian approach is adopted in the statistical analysis.
5.1 Bathtub shaped hazard rate
Hazard rate h(t), also known as (instantaneous) failure rate, force of mortality, and by
other names, is a widely used metric for measuring reliability in electronic products. Let
us denote T as the random variable of failure time. The numerical value that T can take is
denoted by t, t ≥ 0. The most commonly seen definition of the hazard rate is given by
h(t) =
f(t)
1− F (t) =
f(t)
R(t)
, (5.1)
where f(t), F (t), and R(t) are, respectively, the probability density function (pdf), the
cumulative distribution function (cdf), and the reliability function of the failure time T .
The definition (5.1) is valid when the lifetime distribution F (t) is absolutely continuous
and differentiable, which is the case we are interested in. When the lifetime distribution is
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Figure 5.1: A bathtub-shaped hazard rate.
discrete or has discontinuity, the hazard rate has forms other than (5.1). Singpurwalla [59]
and Meeker and Escobar [50] provided detailed review of the various definitions of hazard
rate function.
Electronic devices usually have a bathtub shaped hazard rate function as depicted in
Figure 5.1. The ideal bathtub curve has three stages: an infant mortality period with a
decreasing hazard rate, a useful life period with an approximately constant hazard rate,
and an aging period with an increasing hazard rate [35,36]. Note that the aging period for
electronic devices may not be detected during their operational life due to rapidly evolving
manufacturing technology and high reliability of electronic devices [4]. In this study, The
U-shaped and L-shaped hazard rate curves shown in Figure 5.2 will be considered as gener-
alizations of the ideal bathtub curve. The bathtub hazard rate curve is usually considered
as one of the justifications for applying burn-in to weed out weak items. Correct model-
ing of the hazard rate is essential for determining optimal burn-in policy. In this study,
we investigate the hazard rate function of thin gate dielectrics breakdown. The approach
presented in this chapter is applicable to both the conventional gate oxides SiO2 and the
novel high-k gate dielectrics, such as HfO2 and Ta2O5 based materials.
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(a)
(b)
Figure 5.2: Generalizations of the ideal bathtub curve: (a) U-shaped; (b) L-shaped.
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The time-dependent dielectric breakdown (TDDB) of ultra-thin gate dielectrics is a
major factor limiting the reliability of MOS integrated circuits. According to the Semicon-
ductor Technology Roadmap [55], thermally grown SiO2 gate dielectrics must be replaced
by high-k thin films in the future generation MOSFETs. The reason is that sub 1.2nm thick
SiO2 film has many practical problems, such as high leakage current, undesirable dopant
diffusion from the gate, film thickness control issues, and low reliability, etc. [37]. Metal
oxides, such as HfO2, ZrO2, and Ta2O5, are promising high-k gate dielectric candidates for
replacing SiO2. The reliability of ultra-thin gate dielectrics needs to be fully studied in order
to determine the scaling limits of conventional SiO2 and to completely assess the potential
of the new high-k materials for use as gate dielectrics. In this study, we are interested in
modeling the hazard rate function of the gate dielectrics breakdown.
There are two failure modes of the gate dielectrics breakdown: the intrinsic breakdown
and the extrinsic breakdown. The extrinsic breakdown is failure phenomenon related to
defects generated in the manufacturing processes, while the intrinsic breakdown occurs
during the wear-out period of the gate dielectrics lifetime. Degraeve et al. [19] provided an
example of the bimodal breakdown of 11 nm thick SiO2 film subjected to a constant current
stress. It has been recognized that the time-to-breakdown of both failure modes can be well
modeled by the Weibull distributions. For the intrinsic breakdown mode, the Weibull slope
is greater than 1, while the Weibull slope for the extrinsic breakdown mode is less than 1.
In order to study the hazard rate function of the gate dielectric breakdown, we start
by modeling the bimodal breakdown distribution. Although there may be more than one
distribution family that can fit the experimental data and lead to a bathtub-shaped hazard
rate, the lifetime model should consider the physical constraints of the failure mechanisms.
Section 5.2 discusses a failure time model proposed in the literature, which takes into account
the physical nature of the breakdown. In Section 5.3, we fit the model with simulated failure
times. When fitting the model, we adopt a Bayesian approach. The Bayesian approach is
valuable when sample data is limited. Information from historical data and/or engineering
knowledge can be incorporated into a prior distribution. A posterior distribution actually
combines information from the prior and from the sample data. The more sample data that
are collected, the more influence it has on the posterior.
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5.2 Model
Degraeve et al. [19, 20] modeled the bimodal breakdown using the following distribution
f(t) = p[fe(t)Ri(t) + fi(t)Re(t)] + (1− p)fi(t), (5.2)
where p is the fraction of the dielectrics that have process-related defects; fi(t) and fe(t) are
the Weibull probability density functions that model the time to intrinsic breakdown and
the time to extrinsic breakdown, respectively; Ri(t) and Re(t) are the reliability functions
of the intrinsic and extrinsic breakdown distributions, respectively. The probability density
functions and the reliability functions of the Weibull distributions are
fe(t) =
βe
αe
(
t
αe
)βe−1
exp
[
−
(
t
αe
)βe]
,
fi(t) =
βi
αi
(
t
αi
)βi−1
exp
[
−
(
t
αi
)βi]
,
Re(t) = exp
[
−
(
t
αe
)βe]
,
Ri(t) = exp
[
−
(
t
αi
)βi]
.
Herein, α and β are the 63.2nd percentile lifetime and the Weibull slope, respectively.
The subscripts e and i indicate the extrinsic failure mode and the intrinsic failure mode,
respectively.
Other models that have been proposed in the literature for modeling the bimodal break-
down distribution including the mixture model [58]
f(t) = pfe(t) + (1− p)fi(t), (5.3)
and the competing risk model [29]
f(t) = fe(t)Ri(t) + fi(t)Re(t). (5.4)
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The mixture model (5.3) does not fit the experimental data [19], nor does it have a bathtub-
shaped hazard rate function [25]. The competing risk model (5.4) has a bathtub-shaped
hazard rate function. It, however, assumes that all of the gate dielectrics fail either intrin-
sically or extrinsically; that is, all of the dielectrics have process-induced defects.
Model (5.2) may be considered as a hybrid version of models (5.3) and (5.4). Model
(5.2) is a mixture of two distributions fi(t)Re(t) + fe(t)Ri(t) and fi(t). In defect free
dielectrics, failures occur intrinsically according to the lifetime distribution fi(t). In devices
with process-induced defects, the extrinsic and the intrinsic breakdown mechanisms are in
competition with each other, and the lifetime distribution of the defective population is
fi(t)Re(t) + fe(t)Ri(t). The competing risk model (5.4) is actually a special case of model
(5.2) when p = 1.
The cumulative distribution function and the reliability function of the model (5.2) is
F (t) = pRi(t)Fe(t) + Fi(t),
and
R(t) = Ri(t)− pRi(t)Fe(t),
respectively. Given n observations of the failure times and m censored observations, esti-
mates of the model parameters p, αi, βi, αe, and βe can be obtained by maximizing the
likelihood function
L(p, αi, βi, αe, βe|t) =
n∏
k=1
f(tk)×
m∏
k=1
R(tc), (5.5)
where tc is the censoring time. The maximum likelihood estimates (MLEs) of the model
parameters have no closed form solutions. The Newton’s method may be applied to solve
a system of five coupled nonlinear equations to find the MLEs. In our study, we adopt a
Bayesian approach. The Bayesian approach allows us to include historical and/or experts’
knowledge. And it is easy to assess the model uncertainty in the Bayesian framework.
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5.3 Simulation study
The failure times of 100 devices are simulated. We assume that 20% of the devices have
process-related defects, that is p = 0.20 . For the defect-free devices, the failure times
are simulated by randomly sampling from the Weibull distribution with αi = 50000 and
βi = 2.5. For each device with process-related defects, we generate a random number from
Weibull(αi, βi) and a random number from Weibull(αe, βe), with αe = 2000 and βe = 0.5,
then choose the minimum one of the two random numbers as the failure time. In order
to take in account the measurement precision, each failure time is rounded to the nearest
integer greater than or equal to it. The censoring time is assumed to be tc = 60000 seconds.
14 out of the 100 observations are censored.
A Markov chain Monte Carlo simulation (MCMC) algorithm that is particularly useful
in high-dimensional problems is the Gibbs sampler [23]. Each iteration of the Gibbs sampler
cycles through the unknown parameters, drawing a sample of one parameter conditional
on the lastest value of all the others. When the number of iterations is large enough, the
sample draws on one parameter can be regarded as simulated observations from its marginal
distribution. Hence, the marginal density is reconstructed by averaging over the conditional
density of the sample draws on this parameter. This marginal distribution is the posterior
of the parameter and can easily be used to make inference on the functions of the model
parameters.
WinBUGS, a Windows version of the Bayesian inference with Gibbs sampling, is a
specialized software for implementing MCMC and Gibbs sampling. As a convenient free
tool for Bayesian analysis, it is used in this study for posterior inference.
Table 5.1 lists two sets of independent priors for the five model parameters. The two
sets of priors are denoted by Priors-I and Priors-II, respectively.
The Beta(a,b) distribution is used as priors for p and βe because these two parameters are
between 0 and 1. The Beta(a,b) distribution has the following probability density function:
p(θ) =
Γ(a+ b)
Γ(a)Γ(b)
θa−1(1− θ)b−1, 0 < θ < 1. (5.6)
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Table 5.1: Prior distributions.
Priors-I Priors-II
p ∼ Beta(2, 2) p ∼ Beta(1, 1)
βe ∼ Beta(2, 2) βe ∼ Beta(1, 1)
βi ∼ Gamma(1, 0.2) βi ∼ Gamma(1, 0.3)
1
αi
∼ Gamma(1, 0.001) 1αi ∼ Gamma(1, 0.001)
αe ∼ Gamma(1, 0.001) αe ∼ Gamma(1, 0.001)
Table 5.2: Gamma(1,0.2) distribution [41].
Percent (%) 1 5 10 25 40 50 75 99
Percentile for b 0.05 0.26 0.53 1.4 2.6 3.5 6.9 23
The Beta mean and variance are, respectively, aa+b and
ab
(a+b)2(a+b+1)
. Figure 5.3(a) shows
the densities of the Beta(2,2) and Beta(1,1) distributions. The Beta(1,1) is actually uniform
distribution over (0,1).
The Gamma(c,d) distribution has the following probability density function:
p(θ) =
dc
Γ(c)
θc−1e−dθ, θ ≥ 0, (5.7)
where c > 0 is the shape parameter and d > 0 is the reciprocal scale parameter. The
corresponding Gamma mean and variance are E(θ) = cd and V ar(θ) =
c
d2
, respectively.
Leo´n, et al. [41] used Gamma(1,0.2) as prior distribution of the Weibull shape para-
meter because this prior allows for all the likely values of the Weibull shape parameter
commonly found in the reliability applications with a wear-out failure mechanism as shown
by Figure 5.3(b) and Table 5.2. We also use Gamma(1,0.3) as prior for the Weibull shape
parameters. Figure 5.3(b) shows that the density of Gamma(1,0.3) has similar shape to
that of Gamma(1,0.2).
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(a)
(b)
Figure 5.3: Densities of the prior distributions:(a) Beta(2,2) and Beta(1,1); (b)
Gamma(1,0.2) and Gamma(1,0.3).
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Gamma(1,0.001) is justified as a vague prior in the sense of not favoring any value [15].
Substituting c = 1 and d = 0.001 in Equation (5.7) shows that for these values of c and d
the prior in (5.7) is approximately (but not quite) [15]
p(θ) =
0.0011
Γ(1)
θ0e−0.001θ ∝ 1.
A similar diffuse prior takes c = d = 0.001 [41] or some other common small value.
Figures 5.4 and 5.5 show the posterior kernel densities of the model parameters under
the two sets of priors. The posterior kernel densities seem similar with the two sets of prior
distributions. Table 5.3 compares the posterior statistics with the two priors. In order
to assess the sensitivity of the posterior estimates to the priors, let us define the relative
difference of the posterior estimates between the two priors as follows:
²θ =
|θ˜I − θ˜II |
θ˜I
,
where θ˜I and θ˜II are the posterior means of parameter θ using Priors-I and Priors-II,
respectively. The relative differences of all the five parameters are less than 8% and the
average relative difference is 4%. Therefore, the two sets of priors lead to very close posterior
estimates, that is, the analysis is not very sensitive to the two priors used in this study.
Figures 5.6 and 5.7 shows the estimated failure time distributions along with the 95%
Bayesian confidence bounds using Priors-I and Priors-II, respectively. It appears that Priors-
II results a slightly better fit of the data than Priors-I does. The reason might be that
Beta(2,2) is stronger than Beta(1,1) and it adversely affects the posterior estimates.
Figure 5.8 shows the estimated hazard rate curves with the two sets of priors. Bathtub-
shaped (U-shaped) hazard rate curves are observed for the gate dielectrics breakdown. The
two curves overlap with each other, indicating that the estimate of the hazard rate curve is
not sensitive to the two priors used.
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Figure 5.4: Posterior kernel densities of model parameters with Priors-I.
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Figure 5.5: Posterior kernel densities of model parameters with Priors-II.
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Table 5.3: Summary of posterior statistics.
Parameter Priors Mean Std. D. 2.5% Median 97.5%
p I 0.204 0.054 0.109 0.200 0.323
II 0.191 0.054 0.097 0.187 0.309
βe I 0.528 0.11 0.332 0.521 0.774
II 0.544 0.13 0.323 0.533 0.836
βi I 2.41 0.378 1.753 2.384 3.237
II 2.35 0.375 1.706 2.324 3.169
αe I 1974 1252 413.8 1698 5182
II 1822 1196 349.8 1547 4872
αi I 49240 2883 43690 49230 54990
II 49000 2896 43390 48960 54790
Figure 5.6: Estimated failure time distribution and 95% confidence bounds using Priors-I.
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Figure 5.7: Estimated failure time distribution and 95% confidence bounds using Priors-II.
Figure 5.8: Estimated hazard rate of the simulated data.
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Table 5.4: Ordered breakdown time in seconds [45].
Failure times (seconds)
1 2 9 12 35 46 72 74 82 107
142 153 193 251 290 348 399 511 556 1104
1509 1535 1756 2376 2843 3140 3514 3616 3883 4583
5.4 Practical example
In this section, we apply the approach discussed above to a real data set collected in the
Thin Film Nano and Microelectronics Research Lab at Texas A&M University. The data
was originally reported by Luo [45]. In order to predict the reliability of a Hf-doped TaOx
high-k film with equivalent oxide thickness of 2.19 nm at normal working condition, MOS
capacitors with the high-k dielectric film were subjected to accelerated stresses, ranging
from 5.5 to 8.1 MV/cm. All of the test capacitors were randomly allocated to a stress
level. Each was tested individually and failed independently. In our study, we will analyze
a subset of the original data. Table 5.4 lists the ordered failure times of 30 capacitors tested
at 7.9 MV/cm stress level.
Luo [45] analyzed the data assuming that the all of the failure times are from the
intrinsic breakdown population. The maximum likelihood estimates (MLEs) of the Weibull
parameters are βˆ = 0.5775 and αˆ = 736.14. However, the Weibull shape parameter βˆ is less
than 1, which indicates that some of the failure times are the result of extrinsic breakdown.
Therefore, a physically more feasible way to analyze the data shown in Table 5.4 is to use
model (5.2) to represent the failure time distribution.
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Table 5.5: Summary of posterior statistics for the experimental data listed in Table 5.4.
Parameter Mean Std. D. 2.5% Median 97.5%
p 0.643 0.192 0.158 0.679 0.923
βe 0.589 0.140 0.319 0.587 0.872
βi 2.850 2.049 0.498 2.521 7.908
αe 582.9 661.1 93.3 368.5 2498
αi 2918 2614 635.7 3168 4508
We apply the following prior distributions:
p ∼ Beta(2, 2),
βe ∼ Beta(2, 2),
βi ∼ Gamma(1, 0.2),
1
αi
∼ Gamma(1, 0.001),
αe ∼ Gamma(1, 0.001).
Table 5.5 lists summary of the posterior statistics. The posterior estimate of p, p˜ = 0.643,
indicating that a large portion of the tested devices contain process-induced defects. This
batch of samples was fabricated during our process for exploring the best materials and
optimal fabrication conditions. Therefore, a large amount of defects may be generated
during the experiment.
Figure 5.9 shows the Weibull plot of the data fitted using model (5.2). Figure 5.10
presents the hazard rate curve. Note that a wear out period with very fast aging is observed.
This is because the data set is obtained at highly accelerated stress condition. When the
devices are subjected to normal working conditions, the aging period may not be observed
during their operational lifetimes.
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Figure 5.9: Estimated failure time distribution and 95% confidence bounds for the real
data.
Figure 5.10: Estimated hazard rate for the real data.
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5.5 Summary
When studying the reliability of nanoelectronics, it is very important to first understand
the failure mechanisms. The lifetime model of the nanoelectronic device must comply with
the physical failure mechanisms. In this study, we examine the bathtub-shaped hazard rate
function of gate dielectrics based on a physically feasible lifetime distribution. Compared
to the other approaches in the literature for constructing the bathtub curve, this approach
is rooted in an understanding of the physical nature of the breakdown mechanisms. This
approach may be extended to investigate other nanoelectronics reliability problems involving
intrinsic and extrinsic failure modes.
84
Chapter 6
Conclusions
Due to the multidisciplinary nature of the nanoelectronics research, the topic studied in
this dissertation is broad. It deals with not only the statistical aspects of the yield and
reliability analysis, but also the electrical aspects of failure analysis. The results of this
dissertation can be summarized in four parts.
6.1 Defects pattern recognition for yield enhancement
One of the critical challenges facing nanoelectronics is enhancement of the low yield rate in
nano products. The low yield makes production very expensive, and the product’s expected
life uncertain [34]. Yield can be improved by finding and eliminating defects, which are
caused by variations in the fabrication processes.
This study proposed an automatic defects pattern recognition approach consisting of
two steps: a defect denoising step based on the kth nearest-neighbor distances to separate
the clustered local defects from the global defects and a model-based clustering step to
identify the spatial pattern of each local defect cluster. The model-based clustering step
extends the traditional model-based clustering literature by considering the mixture of two
different densities: the multivariate normal distribution and the principal curve. Hence it
is capable of modeling both of the amorphous pattern and the curvilinear pattern on the
wafer surfaces. Clustering algorithms based on EM approach and Bayesian inference have
been developed and perform well for both simulated and real wafer map data.
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6.2 Advanced yield modeling
Yield is closely related to the profit of a manufacturer. To ensure high profits, the need
for accurate yield estimation and prediction in order to evaluate productivity and estimate
production costs is essential.
This dissertation studied and compared five different yield models including the tradi-
tional Poisson yield model, the negative binomial yield model, the Zero-inflated Poisson
regression model, the zero-inflated negative binomial regression model, and a model-based
clustering model. The zero-inflated Poisson regression model and the zero-inflated nega-
tive binomial regression model take into account the spatial variations of the defect counts,
while the model-based clustering model uses the spatial nonhomogeneous Poisson process
to model the spatial variations of the defect densities. Yield estimation can be significantly
improved by considering the spatial variations of the defect densities or defect counts.
6.3 Failure analysis for high-k Gate Dielectrics
Identification of the failure mechanism of nano devices is another critical challenge facing
the field of reliability of nanoelectronics. As technology continuously advances rapidly and
new nano devices are being introduced almost daily, we become less familiar with the failure
mechanisms of the new devices [34]. We need to develop new methodologies and theories
for capturing and analyzing the new breakdown phenomena.
High-k materials, such as HfO2, are promising candidates for replacing SiO2 as gate
dielectrics for the next generation of MOS devices. The new high-k materials, however, in-
troduce new failure phenomena. In this study, we applied the ramp-relax test to investigate
the two-step breakdown of high-k gate dielectric stacks with double layer structure, i.e., a
bulk high-k layer and an interfacial layer between the bulk high-k and the silicon substrate.
By monitoring the relaxation current, which is resulted from the relaxation phenomenon
of the bulk high-k layer, we are able to determine the breakdown sequence of the double
layered high-k gate dielectric stacks.
86
6.4 Hazard rate function for gate dielectrics breakdown
The scarcity and secrecy of the reliability data of nano devices makes it very difficult to use
the traditional reliability analysis tools and statistical inference to make useful reliability
predictions. Hence, the Bayesian approach will be more frequently utilized for reliability
analysis in the nano era. This dissertation uses the hazard rate function for time-dependent
dielectrics breakdown as an example to show the application of the Bayesian approach to
the reliability analysis of nanoelectronics.
We also emphasized that reliability analysis of nanoelectroncis should start from the
understanding of the physical nature of the failures and reliability models should comply
with the physical failure mechanisms of the devices considered.
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